VHDL Combinational Template
Every VHDL model is composed of an entity and at least one architecture .
Entity describes the interface to the model (inputs, outputs)
Architecture describes the behavior of the model
Can have multiple architectures for one entity (we will only use one in this class).