





Georgia Tech	Procedures: Placement		
architecture behavioral of cpu is declarative region procedures can be placed in th begin process_a: process declarative region of a process procedures can be placed here begin	eir entirety here visible to all processes visible only within process a		
 process body end process_a; process_b: process declarative regions begin process body end process_b; end architecture behavioral;	visible only within process_b		
	ECE 4170 (18)		









Georgia Tech

Concurrent Procedure Calls

architecture structural of serial adder is component comb port (a, b, c_in : in std_logic; z, carry : **out** std logic); end component; procedure dff(signal d, clk, reset : in std_logic; signal q, qbar : out std_logic) is begin if (reset = (0)) then q <= '0' after 5 ns; qbar <= '1' after 5 ns; elsif (rising_edge(clk)) then q <= d after 5 ns; qbar <= (not D) after 5 ns; end if; end dff; signal s1, s2 : std_logic;





```
C1: comb port map (a => a, b => b,
c_in => s1, z =>z, carry => s2);
--
-- concurrent procedure call
```


dff(clk => clk, reset =>reset, d=> s2, q=>s1, qbar =>**open**); **end architectural** structural;


- · Variables cannot be passed into a concurrent procedure call
- Explicit vs. positional association of formal and actual parameters


ECE 4170 (23)


























Georgia Tech	Visibility Rules			
	fîle.vhd	library IEEE; use IEEE.std_logic_1164.all; entity design-1 is library IEEE; use IEEE.std_logic_1164.rising_edge; entity design-2 is 		
 When multiple design units are in the same file visibility of libraries and packages must be established for each <i>primary</i> design unit (entity, package header, configuration) separately! Secondary design units derive library information from associated primary design unit 				
 The use clause may selectively establish visibility, e.g., only the function rising_edge() is visible within entity design-2 Secondary design inherit visibility 				
•	Note design unit descriptions are decoupled from file unit boundaries ECE 4170 (34)			

