





































Georgia Tech	Unaffected Signals	
	library IEEE; use IEEE.std_logic_1164.all;	
	<pre>entity pr_encoder is port (S0, S1,S2,S3: in std_logic; Z : out std_logic_vector (1 downto 0)); end entity pr_encoder;</pre>	
	architecture behavioral of pr_encoder is begin Z <= "00" after 5 ns when S0 = '1' else "01" after 5 ns when S1 = '1' else unaffected when S2 = '1' else "11" after 5 ns when S3 = '1' else "00" after 5 ns; end architecture behavioral;	
Value of the signal is not changedVHDL 1993 only!		
		ECE 4170 (20)





