




Georgia Tech	Useful Code Bloo	cks: Testing Models	
use STD.textic use Work.clas the package entity checkin, end checking; architecture b begin use file 1/0 to	sio. all ; classio has been compiled into the worki	king directory	
		ECE 4170 (14)	







Georgia Tech	Example (cont.)
	Example (cont.) io_process: process this process performs the test file infile : TEXT is in "infile.txt"; functions file outfile : TEXT is out "outfile.txt"; variable uf : line; variable msg : string(1 to 19) := "This vector failed!"; variable check : std_logic_vector (4 downto 0); begin while not (endfile (infile)) loop loop through all test vectors in read_v1d (infile, check); the file make assignments here wait for 20 ns; wait for outputs to be available after applying if (Q /= check (1) or (Qbar /= check(0))) then error check write (buf, msg); writeline (outfile, buf); write_v1d (outfile, check); end if; end loop; wait; this wait statement is important to allow the simulation to halt! end process io_process; end architectural behavioral;
	ECE 4170 (18)

library IEEE;	
use IEEE.std_logic_1164.all;	
use WORK.classio.all; declare the I/O package	ge
entity srbench is	
end srbench;	
architecture behavioral of srbench is	
-	
include component declarations here	
configuration specification	
 6 T1 (1 1	· - 1)
for T1:srtester use entity WORK.srtester (beha	· · · · · · · · · · · · · · · · · · ·
for M1: asynch_dff use entity WORK.asynch_d	
signal s_r, s_s, s_d, s_q, s_qb, s_clk : std_logic;	
begin	
T1: srtester port map (R=>s_r, S=>s_s, D=>s_c s clk);	u, Q=>s_q, Qbar=>s_qb, Cik =>
M1: asynch dff port map (R=>s r, S=>s s, D=	->a d O=>a a Obar=>a ab Cllr
=> s clk);	->s_a, Q->s_q, Qbai->s_qb, Cik
end behavioral;	
enu benaviorai,	

