





Georgia	For Hardware Generation
library IEEE; use IEEE.std_logic_1164.all; entity gregister is port (din : in std_logic_vector; qout: out std_logic_vector; clk, we : in std_logic); end entity gregister;	
architecture behavioral of gregister is	unconstrained arrays
component dff_en is Port (d : in STD_LOGIC; we : in STD_LOGIC; clk : in STD_LOGIC; q : out STD_LOGIC); end component dff_en; begin dreg: for i in din'range generate reg: dff_en port map(d=>din(i), q=> end generate; end architecture behavioral	>qout(i), we=>we, clk=>clk);
	ECE 4170 (19)














Georgia Tech	Record Types
distinct type	(17 downto 0);
type r_format is record op : opcode; dest: reg_addr; source1 : reg_addr; source2: reg_addr; misc_op: op_format; end record;	type i_format is record op : opcode; dest: reg_addr; source1 : reg_addr; mem_addr: addr; end record;
op dest source1 source2 op_for	mat op dest source1 mem_addr






















Example

entity dff is generic (sq_delay, rq_delay,cq_delay: time:=6 ns) port (d, set, rst, clk :in bit; q, notq: out bit); end entity dff;

architecture behavioral of dff is begin process (rst, clk, set) type bit_time is record state : bit; sd_delay: time; end record: variable sd: bit_time:= ('0', 0 ns);

begin

if set ='1' the
sd := ('1', sq_delay);
elsif rst = '1' then
sd := ('0', rq_delay);
elsif (rising_edge(clk)) then
sd := cq_delay;
end if;

q <= sd.state after sd.delay; notq <= not sd.state after sd.delay; end process; end architecture behavioral;

Adapted from: Z. Navabi, "VHDL: Analysis and Modeling of Digital Systems", McGraw Hill 1998 ECE 4170 (33)

