 | Summary |  |
- VHDL is suitable for modeling at the system level due to its acceptance as standard and the number of design tools available
- Records provide a concise way for tokens to be implemented in uninterpreted modeling
- Bus resolution functions allow for user defined bus arbitration
- Shared variables are a new VHDL construct specifically targeted at system level modeling
