## Multi-Valued Logic

- VHDL allows users to extend the language by defining their own data types
- Early on, users recognized that the BIT data type was insufficient for digital simulation
- BIT can only have values of ' 1 ' or ' 0 '
- Digital systems require other conditions such as ' $Z$ ' (tri-state), ' $X$ ' (unknown), weak/strong drivers, etc
- Companies began writing VHDL models that used proprietary data types that added support for these logic values
- Each company defined their own data types
- Models were not interoperable because they used these custom data types
$6 / 5 / 01$
BR


## IEEE Standard Multivalue Logic System (1164)

- An IEEE standards body created the std logic 1164 standard to support multivalued logic in VHDL
- A std_logic data type has the following values:
- 'U' uninitialized (leftmost literal, default initial value)
- ' X ' forcing unknown
- ' 0 ' forcing 0
- ' 1 ' forcing 1
- 'Z' high impedance
- 'W' weak unknown
- 'L' weak 0 (pulldown)
- 'H' weak 1 (pullup)
- '-’ don't care (used for synthesis only)

6/5/01
BR
2

## Resolved Data Types

- std_logic is known as a resolved data type in VHDL
- A resolved data type allows more than one driver for a signal
- Necessary for modeling things like tri-state drivers, pullup/pulldown networks.
$\qquad$


6/5/01
BR
3

## The Resolution Function

- The resolution function determines the final value of a signal in the case of multiple drivers
- The diagram below is a graphical representation of the resolution function for std_logic .
Increasing strength
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$


## Unresolved Types

Cannot have multiple drivers for types that do not have a
$\qquad$ resolution function. A BIT type is an unresolved type.
signal ta,tb : bit;
begin
ta <= transport '1' after $2 \mathrm{~ns} ;-$-- 'ta' only has one driver
tb <= transport ' 1 ' after 3 ns ; -- 'tb' has multiple drivers
$\qquad$
p1:process
begin
tb $<=$ transport ' 0 ' after 5 ns ;
wait
end process p1;
The following compilation error is generated
-\#\#\#\#\#\# exam2/driverbad.vhd(27): tb <= transport
-ERROR: exam2/driverbad.vhd(27): Nonresolved signal tb
line 24).
-\#\#\#\#\#\# exam2/driverbad.vhd(32): end;
-ERROR: exam2/driverbad.vhd(32): VHDL Compiler exiting end;
(5/01 BR

## Driver Resolution: Example \#1



What does the waveform of signal $t b$ look like?


## Driver Resolution: Example \#2



What does the waveform of signal $t c$ look like? 6/5/01

BR


## Driver Resolution: Example \#3

signal td : std_logic := ' $\mathrm{Z}^{\prime}$;
begin
-- emulate a pullup resistor using ' $H$ ' drive
$\qquad$
td <= 'H'; -- DRV0
td <= transport 'O' after $2 \mathrm{~ns}, ~ ' Z$ ' after 4 ns ;

- DRV2
td <= transport ' 0 ' after $5 \mathrm{~ns}, ~ ' Z '$ after 7 ns ;
DRV3
-- DRV3
td <= transport ' 0 ' after 6 ns , ' Z ' after 10 ns ;
end;

What does the waveform of signal $t d$ look like?

6/5/01
BR
10

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## Details on 1164

- Look at the std_logic_1164.vhd file attached to the class WWW page
- std_ulogic is the base type defined in the 1164 standard - This is an unresolved type
- signals of type std_ulogic cannot have multiple drivers
$\qquad$
$\qquad$ std_logic is the resolved subtype of std_ulogic a resolved type is always a subtype of another unresolved type
type std_ulogic is ('U', 'X', 'o', '1', 'Z',
'W','L’, ‘H’, ‘-');
subtype std_logic is resolved std_ulogic;

6/5/01
BR
12

## std_logic vs std_ulogic

- std_logic is subtype of std_ulogic
- Subtypes can be used in place of the type from which it was derived, without needing an explicit conversion function
- std_ulogic signals can be assigned to std_logic signals, and vice versa
- std_ulogic_vector and std_logic_vector are the array types for std_ulogic and std_logic respectively
- std_logic_vector is not a subtype of std_logic_ulogic and a type conversion function is needed for assignments between signals of these types


## std_logic vs std_ulogic (cont.)

- You should use std_ulogic and std_ulogic_vector for signals that only require one driver
- accidental connections between signals that should only have one driver can be detected by the compiler

$\qquad$
YPE stdlogic_table IS ARRAY(std_ulogic, std_ulogic) OF std_ulogic;
$\qquad$
$\qquad$
$\qquad$
'U', 'X' 'OD '1' 'H' 'W', 'W' 'H' 'X' ), -- | H

The resolution function uses the lookup table to resolve types.

6/5/01
BR
15

## 1164 Resolution Function

```
FUNCTION resolved ( s : std_ulogic_vector ) RETURN std_ulogic IS
VARIABLE result : std_ulogic := 'Z''; -- weakest state default
VARIABLE result : std_ulogic := 'Z''; -- weakest state default
BEGIN
BEGIN
    lorerern a single driver is essential otherwise the
    lorerern a single driver is essential otherwise the
    loop would return 'X' for a single driver of '-' and that
    loop would return 'X' for a single driver of '-' and that
    would conflict with the value of a single driver unresolved
    would conflict with the value of a single driver unresolved
    signal
    signal
        s'LENGTH = 1) THEN RETURN s(s'LOW)
        s'LENGTH = 1) THEN RETURN s(s'LOW)
            FOR i IN s'RANGE LOOP
            FOR i IN s'RANGE LOOP
                result := resolution_table(result, s(i))
                result := resolution_table(result, s(i))
                    END LOOP;
                    END LOOP;
        END IF;
        END IF;
    ND resolved;
    ND resolved;
' \(S\) ' is a list of all driver values for the signal to be resolved.

\section*{What Else is in IEEE 1164?}
- Boolean functions (AND, OR, etc)
- Subtypes with restricted members (X01, X01Z, UX01, UX01Z)
- conversion functions to/from vector types to these types
- useful in models where you do not want to deal with the full range of types
- Conversion functions to/from BIT, BIT_VECTOR to std_ulogic, std_ulogic_vector
- Misc functions
- rising_edge, falling_edge, is_X```

