



















## Simulation Goals

- · Want a VHDL simulation that can be used to test this protocol
- You will be provided with a working Arbiter model
- You will need to write a CPU model that can be used to 'test' the arbiter model
- The CPU will read a data file that will control its behavior
   By changing the CPU data file, we can test different situations
- You will be provided with a test bench that instantiates two CPUs and the arbiter
  - Configurations will be used to test different situations

1/18/2002

 See the sim2 assignment page for a definition of the file format for the CPU data file.

BR

11



## Test Cases

- Configurations used to specify data files that test the previous three waveforms plus two additional test cases

   cfg.tb\_f11\_20.vhd specifies that cpu#0 in the testbench use data file cpu0\_f11-20.dat, and cpu#1 use data file cpu1\_f11-20.dat
   All data files are already provided for you
- I have included data files/configurations for two other test cases labeled as Figure 11-21 and Figure 11-22 in the simulation WWW page.
- Figure 11-21 has CPU #0 make a series of requests while CPU#1 does nothing.
- Figure 11-22 has both CPU #0 and CPU#1 make a series of requests.

BR

13

15

1/18/2002



## Modeling Approach

- · You will need to use a FSM to model your CPU
  - Because all signals change after the rising clock edge and take at least one clock cycle to change, you can use either a two process model (Mealy) or a one process model (Moore)
  - Have your state registers be rising edge triggered
- You will need some initialization code that opens the file and reads the first line. One way is shown below:

## myprocess (siga, sigb, whateversig) variable init: boolean; begin if (init = FALSE) then -- do onetime code here... init = TRUE; end if; -- rest of code for process ... end myprocess; 1/18/2002 BR



| Other I | Hints |
|---------|-------|
|---------|-------|

- · Be careful about the use of variables in your processes
- May want to use signals to implement counter values

   easier to control when they are updated
  - caster to control when they are updated
- Can display them as waveforms for debugging purposes
- You do not have to duplicate the delays that are shown in the reference timing diagrams
  - I only care about what clock cycle the signal is asserted/negated in, not when in the clock cycle it is asserted/negated.
- The addr, bbusy, addr\_strobe ports all have multiple drivers on them! Must drive with 'Z' if not actively driving the line.
- The 'active' output should be driven to '0' while a CPU is still active. It should be driven to 'Z' after the CPU has finished processing all entries in the data file.
  - This is used by the 'stim' entity to control generation of clock pulses.

BR

1/18/2002

17

| Integer to std_logic_vector  |            |                    |  |
|--|------------|--------------------|--|
| <ul> <li>The address bus value in the CPU data files is an integer –<br/>need to convert this to a std_logic_vector</li> </ul> |            |                    |  |
| addr <= transport<br>To_Std_Logic_vector ( <i>integer_val</i> , length) after <i>delay</i> ;                                   |            |                    |  |
| to_std_logic_vector converts integer_val to a std_logic_vector of<br>length bits.  |            |                    |  |
| Contained in the <i>std_logic_1164_utils</i> package in <i>utilities</i> library.  |            |                    |  |
| Library utilities;<br>use utilities.standard_u<br>use utilities.std_logic_   | ıtils.all; | Use both packages. |  |
| 1/18/2002  | BR         | 18                 |  |