EE 4743 Test \#1 Solutions - Spring 2003
For any partial credit, you must show your work.

1. ( 15 pts ) On the diagram below, complete the timing diagram for the Y output for all clock cycles.

2. (20 pts) On the waveforms below, complete the waveforms for State, ld, en, and Q. The FSM is controlling an UP counter, LD has precedence over EN.

3. ( 15 pts ) For the datapath below, fill in the value for the Q output.

4. ( 15 pts ) For the datapath below, and the timings shown, do the following (for all timing calculations, do not just give me a number; you must show me how you calculate the number or you will not get any credit).

Timings for datapath: Adder delay: $\operatorname{Max}(10 \mathrm{~ns})$, $\operatorname{Min}(4 \mathrm{~ns})$
Multiplier delay: Max (18ns), Min (10 ns)
Mux delay: $4 \mathrm{~ns} \quad($ Max $=$ Min delay $)$
C2Q of DFF: 3 ns (Max = Min delay)
Tsetup of DFF: 2 ns (Max setup)
Thold of DFF: 1 ns (Min hold time)
a. Compute the maximum register-to-register delay.
$T c q+\operatorname{Mult}(\operatorname{Max})+\operatorname{Mux}(\max )+T s u=3+18+4+2=27 n s$
b. Show where one level of pipelining could be inserted where it have the most speed benefit. Place pipeline registers on all paths that require them to maintain data alignment.

See diagram.
c. Compute the new maximum register-to-register delay for your pipelined design.
$T c q+1 / 2 \operatorname{Mult}(\operatorname{Max})+\operatorname{Mux}(\max )+T s u=3+9+4+2=18 n s$

5. ( 15 pts ) For the datapath below, and the timings shown, do the following (for all timing calculations, do not just give me a number; you must show me how you calculate the number or you will not get any credit).

Timings for datapath: Adder delay: $\operatorname{Max}(10 \mathrm{~ns})$, $\operatorname{Min}(4 \mathrm{~ns})$
Multiplier delay: Max (18 ns), Min (10 ns)
Mux delay: $4 \mathrm{~ns} \quad(\mathrm{Max}=$ Min delay $)$
C2Q of DFF: 3 ns ( $\mathrm{Max}=$ Min delay $)$
Tsetup of DFF: 2 ns (Max setup)
Thold of DFF: 1 ns (Min hold time)
None-clock Input buffer delay ( $\mathrm{Max}=2 \mathrm{~ns}, \mathrm{Min}=1 \mathrm{~ns}$ )
Clock input buffer delay ( $\operatorname{Max}=4 \mathrm{~ns}$, $\operatorname{Min}=2 \mathrm{~ns}$ ).
a. Compute the external Setup time for input 'B'.

Tsu (ext) $=$ Tsu + Max Tpd for B - Min Tpd for Clock
$=T s u+($ Non-clock buffer Max + Mult Max + Mux Max $)-($ clock buffer min $)$
$=2+(2+18+4)-2=24 n s$
b. Compute the external hold time for input ' $B$ '.

$$
\begin{aligned}
\text { Thd }(\text { ext }) & =\text { Thd }+ \text { Max Tpd for clock }- \text { Min Tpd for } B \\
& =\text { Thd }+(\text { clock buffer max) }- \text { (non-clock buffer min }+ \text { Adder min }+ \text { mux min }) \\
& =1+(4)-(1+4+4)=-4 \text { ns }
\end{aligned}
$$

c. Compute the maximum Clock-to-Out time for Q .

Clock to Out $=$ Clock buffer $\max +T c q=4+3=7 \mathrm{~ns}$.

6. (4 pts) What is the truth table for the following VHDL? (two inputs are A, B. The output is Y).

```
process (a,b)
begin
    Y <= '0';
    if ( }\textrm{a}='`'1') then Y <= ' 1';
        elsif ( }\textrm{b}=`='0') then Y <= ' 1';
    end if;
end process;
```

7. (4 pts) One function of a Phased Locked Loop (or Delay Locked Loop) is to do clock frequency multiplication and division. What is another function of a PLL (or DLL)?

Align internal and external clock edges - removes clock input buffer delay.
8. ( 4 pts ) What the value of $12 \mathrm{H}+70 \mathrm{H}$ in signed saturated addition mode?

Binary addition: $12 \mathrm{H}+70 \mathrm{H}=82 \mathrm{H}$, positive + positive $=$ negative, so overflow.
Clamp to maximum positive value $=7 \mathbf{F H}$.
9. (4 pts) What the value of $12 \mathrm{H}+70 \mathrm{H}$ in unsigned saturated addition mode?

Binary addition: $12 \mathrm{H}+70 \mathrm{H}=82 \mathrm{H}$, no carry out, so final result $=\mathbf{8 2} \mathbf{H}$.
10. ( 4 pts ) What is the binary value of 3.25 in 4.4 fixed point format?
$3.25=0011.0100=00110100=34 \mathrm{H}$

