Verilog RTL Modeling


- · This assignment introduces you to Verilog RTL modeling
- · Similar in concept to VHDL RTL, just different syntax
- Will use serial data transfer as the problem to be solved

4/2/2003 BR

Serial Communication

- Serial communication is as widely (or even more widely used) than parallel communication
 - Especially true if communication occurs over long wires
- Many new high speed serial communication standards have been developed
 - USB, IEEE Firewire, HyperTransport, etc.
- This lab will introduce you to some basic serial communication concepts, namely bit-stuffing and NRZI encoding
 - These techniques are used in the USB (Universal Serial Bus) interface.

4/2/2003 BR 2



Bit Stuffing — a '0' is inserted after every six consecutive '1's in order to ensure a signal transition so that receiver clock can remain synchronized to the bit stream.

Data Encoding Sequence:

Raw Data

Sync Pattern

Packet Data

Sync Pattern


Figure 7-13. Bit Stuffing


Bit stuffing done automatically by sending logic. Sync pattern starts data transmission and is seven '0's followed by a '1'.

4/2/2003

BR

4





The Task

- You are to design the serializer module (in file ser.v) using Verilog RTL
 - May need several modules within file ser.v, top level module is called serializer and has the interface shown
 - Your ser.v code must be synthesizeable
- I have designed deserializer module (in file deser.v) and testbench (tbser.v).
 - Testbench connects the serializer/deserializer modules together
 - Also sends 32 bytes to serializer/deserializer for testing purposes

4/2/2003 BR 7

Serializer Module


- · Should wait until start is asserted
- · Send value on din serially over sout
- · Request new value on din by asserting d rdy
 - In testbench, there is a clock cycle latency between assertion of d rdy and a new din value being provided
- · Continually send serial data until reset is asserted.
- Main clock is signal *clk*. The serial clock is *serclk* which has 1 clock pulse for every 4 pulses on *clk*.
 - New serial data should be provided for every pulse on serclk.
 - Both clk and serclk provided by testbench.


4/2/2003 BR 8


Zip Archive serial.zip

- Contains directory serial, which contains files tbser.v, ser.v, deser.v.
- Also contains a Modelsim golden waveform called serial_vsim.wlf and command file serial_wave.do To view this waveform do:
 - qhsim-view serial_vsim.wlf-do "do serial_wave.do"
 - Shows all signals in tbser.v from golden simulation.
- The file qhsim_gold_log.txt contains the golden output
 - Testbench just sends 32 bytes to serializer/deserializer
 - Each time a new byte comes out of the deserializer, it is printed to screen
- Synopsys script file ser.script for testing if verilog code is synthesizeable.
 - Your synthesized gate level code must produce same result as RTL code


4/2/2003 BR








```
Procedural block for FSM state storage
                                          Triggered on rising edge of
                                          clock, so outputs will have
    always @(posedge clk) begin
                                          a rising-edge DFF
      if (reset) begin
  state <= `SO;</pre>
                                          synthesized.
         l_sin <= 1;
         sout <= 1;
                                           Synchronous reset
        end
       else state <= nstate;
                                             en asserted by FSM
       newbit <= 0;
                                            logic every 4 clocks
       if (en) begin
         if (l_sin_!= sin) sout = 0;
                                            since we know serial
            else sout <= 1;
                                            clock is 1/4 clock freq.
         newbit <= 1;
         l_sin <= sin;
       end
               l sin is last serial input. If last serial input not equal
    end
               to current serial input, then was a '0' value. If the last
               serial bit is equal to current bit, then a '1'. The newbit
               asserted to indicate a valid serial output bit.
    4/2/2003
                                   BR
```






```
8-bit Shift register in deser.v
module des_shift (dout, sin, clk, reset, newbit,pause);
output [7:0] dout;
input clk, reset, newbit, pause, sin;
                                            Shift occurs if newbit
reg [7:01 dout;
                                            available and not
 always @(posedge clk) begin
                                            destuffing (pause = 0).
  if (reset) dout <= 'b00000000;
else if ((newbit) && (!pause)) begin
     dout[6:0] <= dout[7:1]; //right shift by 1
     dout[7] <= sin;
   end
 end
endmodule
                                    Data sent LSB first so shift data
                                    into MSB.
Synchronous reset
                                 BR
  4/2/2003
                                                                 16
```


```
3-bit Counter register in deser.v
module descnt (dout, zero, clk, reset, newbit,pause);
output [2:0] dout;
                                    Assert zero when counter
output zero;
input clk, reset, newbit, pause;
                                    value = 0. This output used
reg [2:0] dout;
                                    to control loading of output
reg zero;
                                    register.
 assign zero = ~dout[2] & ~dout[1] & ~dout[0];
 always @(posedge clk) begin
   if (reset) dout <= 'b000;
   else if ((newbit) && (!pause)) dout <= dout + 1;
endmodule
                 Increment counter if newbit available
                 and not destuffing.
  4/2/2003
                                                            17
                               BR
```

```
8-bit Register in deser.v
module outreg (q,d,r,clk,ld);
output [7:0] q;
input [7:0] d;
input r,clk,ld;
reg [7:0] q;
                                     Hex formatting.
always @(posedge clk) begin
  if (ld) q <= d;
  if (r) q <= 'h00;
end
endmodule
                Note that synchronous reset takes
                precedence over synchronous load.
  4/2/2003
                                                             18
                               BR
```

```
Deserializer module - connects other modules together
module deserializer (dout, clk, reset, sin);
output [7:0] dout;
input clk, reset, sin;
                                Must explicitly declare the
wire [2:0] bitcnt;
                                widths of any wires whose
wire [7:0] sdout;
                                width is not 1. (default
wire [7:0] dout;
                                width is 1).
dff u_dff (lat_sin,sin,reset,clk);
 desnrz u_desnrz (sout_nrz,newbit, clk, reset,lat_sin);
 destuff u_destuff (sout,pause,newbit,sout_nrz,reset,clk);
descnt u_descnt (bitcnt, zero, clk, reset, newbit,pause);
des_shift u_shift (sdout, sout, clk, reset, newbit,pause);
outreg u_outreg (dout,sdout,reset,clk,zero);
endmodule
 4/2/2003
                             BR
                                                          19
```

```
Asynchronous vs Synchronous Inputs
                                            Synchronous reset,
                                            high true
  always @(posedge clk) begin
    if (r) q <= 0;
     else q <= d;
                                            Asynchronous reset -,
 reg q;
                                            high true.
 always @(posedge clk or posedge r)
 begin
                                             Need 'posedge' on 'r'
  if ( r) then q <= 0;
                                            because Verilog syntax
   else q <= d;
  end
                                            requires if any signals
                                             are edge-triggered in
                                            event list, all signals
Style suggested by C. Cummings, SNUG 2002
                                            must be edge-
                                            triggered.
   4/2/2003
                                 BR
```





```
tbser module in tbser.v cont.

trace block prints dout value anytime it changes and serclk is asserted.

Can name blocks (not required)

if (serclk == 1) begin

if (last_dout != dout) $display("Dout = %h ",dout);

last_dout = dout;
end
end

Print in hex format.
```

