

Bit Stuffing – a '0' is inserted after every six consecutive '1's in order to ensure a signal transition so that receiver clock can remain synchronized to the bit stream.





The Task

- Design a block that performs bitstuffing of a '0' after every six consecutive '1's from an NRZ serial stream and does NRZI encoding of the output Inputs
 - reset synchronous reset, high true
 - clk-clock signal

 - serclk clock signal for serial stream (clk divided by 4, one pulse for every four clks)
 - sin NRZ serial input stream
 - start will be high for one clock cycle indicating start of valid data on serial NRZ stream. Serial bit is valid every time 'serclk' = '1'.
- Outputs
 - Sout_nrzi -- bit stuffed stream, NRZI encoding
 - Sout nrz bit stuffed stream, NRZ encoding (use this for debugging)
 - Bit_insert assert high whenever a '0' bit is inserted (use this for debugging).

3/31/2002 BR

Testbench You are provided with a testbench called tbusbser clk Ser clock sclk bit_insert usbser gen hlk. (an empty sout nrz reset schematic, do start your work sout nrzi here) sin Dout[7..0] DES (de-serializer, De-serialized byte output provided by me) 3/31/2002 BR







Part #2 Testbench (*tbusbserp2.gdf*) *tbusbserp2.gdf* connects the *usbserp2* block to the *deserializer* block The output of the *deserializer* block will match the values read from RAM if the everything is working ok. Golden waveform is *tbusbserp2_gold.scf*

11

BR

3/31/2002

	Due Dates	
One week for	each part 1 and part 2.	
• Each part is al	oout the same difficulty	
· Each part is w	orth 100 points.	
• No extra credi	t for this lab.	
Only function requirements.	al requirements, no clock freq	luency
 Can use any n design. 	hixture of VHDL + schematic	capture for the
3/31/2002	BR	1





