















A Problem with VHDL Semantics vs Maxplus Synthesis..... architecture behavior of pipetest is signal a_1, a_2, a_3: std_logic; begin process What logic begin wait until clk'event and clk='1'; should be a 1 <= a; synthesized for $a_2 \le a_1$; -- what happens?? this architecture? a_3 <= a_2; y <= a 3; end process; end behavior; BR 8/99















