## Sequential Systems Review

- Combinational Network
- Output value only depends on input value
- Sequential Network
- Output Value depends on input value and present state value
- Sequential network must have some way of retaining state via memory devices.
- Use a clock signal in a synchronous sequential system to control changes between states


## Sequential System Diagram



- m outputs only depend on k PS bits - Moore Machine - REMEMBER: Moore is Less !!
- m outputs depend on k PS bits AND n inputs - Mealy Machine Slide by Prof Mich Thoron BR 8/99



## Other State Elements



JK useful for single bit flags with separate $\operatorname{set}(\mathrm{J}), \operatorname{reset}(\mathrm{K}) \operatorname{control}$.


$$
\begin{array}{c|c}
\mathrm{T} & \mathrm{Q}(\mathrm{t}+1) \\
\hline 0 & \mathrm{Q}(\mathrm{t}) \\
1 & \mathrm{Q}^{\prime}(\mathrm{t})
\end{array}
$$

Useful for counter design.

## DFFs are most common

- Most FPGA families only have DFFs
- DFF is fastest, simplest (fewest transistors) of FFs
- Other FF types (T, JK) can be built from DFFs
- We will use DFFs almost exclusively in this class
- Will always used edge-triggered state elements (FFs), not level sensitive elements (latches).


## Synchronous vs Asynchronous Inputs

Synchronous input: Output will change after active clock edge Asychronous input: Output changes independent of clock


State elements often have async set, reset control.
D input is synchronous with respect to Clk

S, R are asynchronous. Q output affected by S, R independent of C. Async inputs are dominant over Clk.


## Setup, Hold Times

- Synchronous inputs (e.g. D) have Setup, Hold time specification with respect to the CLOCK input
- Setup Time: the amount of time the synchronous input (D) must be stable before the active edge of clock
- Hold Time: the amount of time the synchronous input (D) must be stable after the active edge of clock.


## FF Timing

- Propagation Delay
- C2Q: Q will change some propagation delay after change in $C$. Value of $Q$ is based on $D$ input for $D F F$.
- S2Q, R2Q: Q will change some propagation delay after change on S input, R input
- Note that there is NO propagation delay D2Q for DFF!
- D is a Synchronous INPUT, no prop delay value for synchronous inputs



## Registers

The most common sequential building block is the register. A register is N bits wide, and has a load line for loading in a new value into the register.


Register contents do not change unless $\mathrm{LD}=1$ on active edge of clock.

A DFF is NOT a register! DFF contents change every clock edge.

ACLR used to asynchronously clear the register

1 Bit Register using DFF, Mux


Note that DFF simply loads old value when $\mathrm{LD}=0$. DFF is loaded every clock cycle.


| Counter Operation |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Counter A |  |  |  |  |  |  |
| Aclr | Clk | En | LD | Q | Q+ | Op |
| H | X | X | X | x | 0 | Async Clr |
| L | $\uparrow$ | x | H | x | Din | Load |
| L | $\uparrow$ | H | L | Q | Q+1 | Increment |
| L | x | L | L | Q | Q | Hold |
| Br 899 |  |  |  |  |  |  |



## Synchronous vs Asynchronous Clear

- The ACLR line is tied to the asynchronous reset of the DFF
- Asynchronous clear is independent of clock, will occur anytime clear is asserted
- Usually tied to Power-On-Reset (POR) circuit
- Not very useful for normal operation since any glitch on ACLR will clear the counter
- Would like a Synchronous Clear input (SCLR) in which the clear operation takes place on the next active clock edge.



## Counter Operation

| Counter B |  |  |  |  |  |  |  |
| ---: | ---: | ---: | ---: | :--- | ---: | ---: | :---: |
| Aclr | Clk | En | LD | Q | Q+ | Op |  |
| H | X | X | X | X | 0 | Async Clr |  |
| L | $\uparrow$ | L | H | X | Din | Load |  |
| L | $\uparrow$ | H | L | Q | $\mathrm{Q}+1$ | Increment |  |
| L | X | L | L | Q | Q | Hold |  |
| L | $\uparrow$ | H | H | Q | Din+1 | Load Inc |  |

$\mathrm{EN}=\mathrm{H}, \mathrm{LD}=\mathrm{H}$ will load an incremented version of Din

| Counter Operation |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Counter A with SCLR |  |  |  |  |  |  |  |
| Aclr | Sclr | Clk | En | LD | Q | Q+ | Op |
| H | X | X | X | X | X | 0 | Async Clr |
| L | H | $\uparrow$ | X | X | X | 0 | Sync Clr |
| L | L | $\uparrow$ | X | H | X | Din | Load |
| L | L | $\uparrow$ | H | L | Q | Q+1 | Increment |
| L | L | X | L | L | Q | Q | Hold |
| BR 8.99 |  |  |  |  |  |  |  |




## More on Serial Data Transfer?

- Serial data transfer is more common than data parallel communication because less wires than parallel data transfer, can be run longer distances
- Data can be transferred either LSB (least significant bit) to MSB (most significant bit) or vice-versa
- Most common is LSB to MSB
- To implement serial data transfer we need a sequential building block that is called a SHIFT register.



## Combinational Right Shifter

We need a combinational block that can either shift right or pass data unchanged


When EN = 1, Y = D shifted right by 1 position.
When $\mathbf{E N}=\mathbf{0}, \mathbf{Y}=\mathbf{D}$

## Right Shift vs Left Shift

A right shift is MSB to LSB


A left shift is LSB to MSB
In: D7 D6 D5 D4 $\quad$ D3 $\quad$ D2 $\quad$ D1 $\quad$ D0



## Serial Communication

CPU A


CPU B
DB[7..0]


## Comments on Shift operation

- Took 8 clock cycles to serially send the 8 bits in CPU A to CPU B.
- Shift Register at CPU A ended up at $\$ 00$; Shift Register at CPU B ended up with CPU A value (\$85)
- Initial contents of CPU B shift register does not matter
- Data shifted out LSB to MSB from CPUA to CPUB. Note that data enters the MSB at CPUB and progresses toward the LSB.


## Describing FSMs

- State Tables
- State Equations
- State Diagrams
- Algorithmic State Machine (ASM) Charts
- Preferred method in this class
- HDL descriptions



## Sequential System Description

- The Q outputs of the flip-flops form a state vector
- A particular set of outputs is the Present State (PS)
- The state vector that occurs at the next discrete time (clock edge for synchronous designs) is the Next State (NS)
- A sequential circuit described in terms of state is a Finite State Machine (FSM)
- Not all sequential circuits are described this way; i.e., registers are not described as FSMs yet a register is a sequential circuit.



## State Assignment

State assignment is the binary coding used to represent the states Given N states, need at least $\log _{2}(\mathrm{~N})$ FFs to encode the states (i.e. 3 states, need at least 2 FFs for state information).
$\mathrm{S} 0=00, \mathrm{~S} 1=01, \mathrm{~S} 2=10(\mathrm{FSM}$ is now a modulo 3 counter)

Do not always have to use the fewest possible number of FFs. A common encoding is One-Hot encoding - use one FF per state.
$\mathrm{S} 0=001, \quad \mathrm{~S} 1=010, \quad \mathrm{~S} 2=100$
State assignment affects speed, gate count of FSM

## Minimize Equations (if desired)

D1


$$
\mathrm{D} 1=\mathrm{Inc}, \mathrm{Q} 1+\mathrm{Inc} \mathrm{Q} 0
$$

D0

$$
\begin{aligned}
& \text { Q1Q0 } \\
& \text { Inc } \begin{array}{lllll}
00 & 01 & 11 & 10 \\
\hline & & 10 & &
\end{array} \\
& \begin{array}{l|l|l|l|l|}
0 & 0 & 1 & \mathrm{x} & 0 \\
\cline { 2 - 5 } 1 & 1 & 0 & \mathrm{x} & 0 \\
\cline { 2 - 5 } & & & & \\
& & & & \\
\hline
\end{array} \\
& \mathrm{D} 1=\mathrm{Inc}{ }^{\prime} \mathrm{Q} 0+\text { Inc } \mathrm{Q} 1^{\prime} \mathrm{Q} 0^{\prime}
\end{aligned}
$$

## Summary

- We will be describing sequential systems via VHDL and ASM charts
- Use ASM chart for human reader, VHDL to allow synthesis of the design
- Synthesis will perform combinational minimization, but not state reduction.
- Will use common sequential building blocks extensively
- Registers, Counters, Shift registers, Memories
- Basic storage element will be DFF
- Synchronous (edge-triggered) design methodology

