

## DataPath Elements

- Altera LPM library has many elements useful for building common datapath functions
  - `lpm_ram_dq` - recommended for either asynchronous or synchronous RAM. Uses EAB in Flex 10K family.
  - `lpm_ram_io` - recommended for asynchronous RAM. Uses EAB in Flex 10K in family.
  - `lpm_compare` - comparing two values. Outputs are AEQB, ALB, ALEB, AGB, AGEb
  - `lpm_counter` - versatile counter function

BR 1/99

1


## Synchronous vs Asynchronous RAM

- Asynchronous RAM looks like a combinational element
  - No Clock
  - Data available after propagation delay from address
  - Address MUST BE stable while WE (write enable) is high so that only ONE location is written too. Data must also be stable during write cycle.
- Synchronous RAM has a clock input and will latch input data and control lines (address, data)

BR 1/99

2


## Usually use Counters to Drive address Lines



BR 1/99

3

## If WE, Address changes same Clock Cycle, may write multiple locations in Async RAM




Delays can cause WE to change before or after address. If before, then can write to both Loc X and Loc Y

BR 1/99

4


## Make WE valid only during 2<sup>nd</sup> half of clock cycle



BR 1/99

5

## Make WE valid during 2<sup>nd</sup> half of Clock Cycle




WE must go invalid before address changes – assume delay through AND gate less than register delay of address value.

BR 1/99

6

Sync Ram latches control, addr, input data.  
Can also latch output data.




Registers used for latching  
input/output data are internal to RAM.

BR 1/99

7

Sync RAM latches address, WE



BR 1/99

8

Will usually prefer Sync Ram

- Sync RAM is easier to use from a timing perspective but adds latency to operations
  - If address coming from counter, then have an extra clock cycle of latency from when counter value is updated to when RAM data is available for that address
- In our Lab exercises and class examples, will normally use synchronous RAM
  - Will not latch output data unless specifically needed
  - Options to latch control, input data, output data available on LPM\_RAM\_DQ

BR 1/99

9

LPM\_RAM\_DQ Timing

Asynchronous – no latching


LPM\_Address\_Control= “Unregistered”

LPM\_indata = “Unregistered”

LPM\_Outdata = “Unregistered”

Assume 16x4 RAM

Contents: loc \$F= 3, \$0= 5, \$1= \$A, \$2= \$D, \$3= \$8, \$4= \$B



BR 1/99

10

LPM\_RAM\_DQ Timing

Synchronous, latch input data and control


LPM\_Address\_Control= “Registered” (on ‘inclock’)

LPM\_indata = “Registered” (on ‘inclock’)

LPM\_Outdata = “Unregistered”

Assume 16x4 RAM

Contents: loc \$F= 3, \$0= 5, \$1= \$A, \$2= \$D, \$3= \$8, \$4= \$B



BR 1/99

11

LPM\_RAM\_DQ Timing

Synchronous, latch input data, control, output data


LPM\_Address\_Control= “Registered” (on ‘inclock’)

LPM\_indata = “Registered” (on ‘inclock’)

LPM\_Outdata = “Registered” (on ‘outclock’)

Assume 16x4 RAM

Contents: loc \$F= 3, \$0= 5, \$1= \$A, \$2= \$D, \$3= \$8, \$4= \$B



BR 1/99

12

## Asynchronous vs Synchronous Control

- Some LPMS have both synchronous and asynchronous control lines
  - Counter has 'aload' (asynchronous load), and 'sload' (synchronous load); 'aclr' and 'sclr' (async and sync clear)
- Should always use a Synchronous control line if possible, especially if connected to a FSM output.
  - Any glitch on an asynchronous control line can trigger it
  - If using a FSM output for an asynchronous control, the output should come directly from a Flip-Flop output, NOT from combinational gating.

BR 1/99

13

## Sample Problem

- Create a synchronous RAM block that has a block transfer capability
- If 'xfer' input asserted, assert BUSY output and transfer WCNT # of word starting at FROM to location TO.
- Counters WCNT, FROM, TO are loaded before transfer operation started.
- RAM size will be 64 x 8

BR 1/99

14

## Interface

- Inputs
  - clk, reset
  - we - write enable for RAM
  - cmd\_we - asserted when writing WCNT, TO, FROM registers. Register choice determined by Din1,0 bits: "00" → WCNT, "01" → FROM, "10" → TO.
  - DIN[7..0] Data bus to RAM
  - Addr[5..0] Address bus to RAM.
  - xfer - start a zero cycle
- Outputs
  - DOUT[7..0]
  - Busy - when assert, busy zeroing RAM

BR 1/99

15


## What Datapath Elements Do We need?

- Counters to hold WCNT, TO, FROM values
  - Use LPM\_COUNTER
- Need the RAM (use LPM\_RAM\_DQ)
- Muxes (LPM\_MUX or VHDL)

BR 1/99

16

## Datapath Block Diagram



Control lines not shown on datapath diagram

BR 1/99

17

## What Control Lines do we need from FSM? (look at each Datapath component)

Counters: Load lines for WCNT, TO, FROM registers driven externally and not under FSM control. Count enables for these counters need to be exercised by FSM. WCTN will be configured to count DOWN, the TO, FROM counters will count UP.

Mux Selects: When doing 'xfer' operation, counters will be driving RAM address lines and RAM input data line will be a feedback from the RAM output.

RAM: The WE of the RAM needs to be an OR of the external WE and a WE that is provided by the FSM.

BR 1/99

18

## FSM Interface

### Inputs:

*Clk, Reset*  
*xfer* - kicks off transfer operation  
*cnt\_words[5..0]* - WCNT counter value – need to check this to see if finished.

### Outputs:

- *busy* – busy output
- *addr\_sel[1..0]* -- mux select line for addr muxes
- *ce\_from, ce\_to, ce\_words* -- count enables for FROM, TO, WCNT counters
- *fsm\_we* -- WE to RAM
- *data\_sel* – mux select line for RAM input data mux

BR 1/99

19


## What operations do we need for FSM?

- Wait for XFER command (FSM simply waits for 'xfer' input to be asserted).
- Read a value from RAM using TO counter address; increment the TO counter and decrement the WCNT counter
- Write data value to RAM via FROM address counter; increment the FROM counter. Loop to read state unless WCNT counter value = 0.

Three DISTINCT operations, need three STATES in FSM. Cannot do both a Read and Write in the same clock cycle.


BR 1/99

20



BR 1/99


21



BR 1/99

22

Comments: Why does the feedback path from Dout to Din correctly?



It only works because this is a sync RAM that has addr, input data, and control registered.

The DOUT value are the memory contents corresponding to the address from the last clock edge (state S1, 'to' address).

The current clock edge (state S2) will latch both this data and current address ('from' counter value) for the write operation.

WOULD NOT WORK IF ASYNC RAM.

BR 1/99

23

## Design Implementation

- Once the datapath block diagram and ASM chart is done, the 'design' work is done. What is left is implementation.
- Decide what parts of the datapath will be implemented in VHDL, what parts using LPMs
  - The FSM control will certainly be done in VHDL
  - Misc registers can be easily included in the VHDL FSM code as well instead of using separate datapath components.
- Do the schematic of the datapath FIRST!
  - Sometime just hooking up the datapath elements will expose a flaw in your reasoning.

BR 1/99

24

### Design Implementation (cont.)

- After Datapath is finished, do FSM VHDL code
  - ALWAYS bring the FSM state value out as an external output for debugging purposes!!!
  - Should be able to write FSM code directly from ASM chart
- DEBUG - take a systematic approach
  - Your design will NOT WORK the first time - be prepared to debug.
  - Attach external pins to as many internal nets as possible so that you can observe the internal net values
  - Debug your design ONE state at a time. Do not test the next state until the current state works as expected.

BR 1/99

25

### Design Implementation (cont.)

- Until you get more confident with VHDL, should use as many LPM components as you can
  - Can easily examine input/outputs to LPMs in waveform viewer so makes it easier to debug
- Always use a VERY LONG clock cycle to start out with so that you do not encounter timing problems
  - To be absolutely safe, make external inputs change on the falling edge if your internal logic is rising edge triggered (this gives you 1/2 clock of setup time).

BR 1/99

26

The remaining slides are from an older discussion about a RAM with zeroing capability.

The implementation is similar to that of the RAM with block transfer capability.

The Zero'ing RAM shows an alternate method for implementing the busy flag.

A separate register is used to hold the LOW value instead of simply using the counter for this storage. The only advantage to this is that the LOW value is preserved after a zero operation and could be reused.

BR 1/99

27

### Sample Problem

- Create a synchronous RAM block that has a 'zeroing' capability
- If 'zero' input asserted, assert BUSY output and zero RAM block
- Can load a LOW value, and HIGH value that will set the RANGE of the memory to zero.
- RAM size will 64 x 8

BR 1/99

28

### Interface

- Inputs
  - clk, reset
  - low\_ld - load LOW value; will be taken from address bus
  - low\_high - load HIGH value; will be taken from address bus
  - DIN[7..0] Data bus to RAM
  - Addr[5..0] Address bus to RAM.
  - Zero - start a zero cycle
- Outputs
  - DOUT[7..0]
  - Busy - when assert, busy zeroing RAM

BR 1/99

29


### What Datapath Elements Do We need?

- Two registers to hold LOW, HIGH value
  - Use LPM\_DFF or write VHDL model (reg6.vhd)
- Need a 6-bit counter to cycle address lines of RAM
  - LPM\_COUNTER
  - Counter needs to be loaded with LOW value when we start to zero the RAM
- Need a Comparator to compare Counter value and HIGH value to see if we are finished
- Need the RAM (use LPM\_RAM\_DQ)
- Muxes (LPM\_MUX or VHDL)

BR 1/99

30

### Datapath Block Diagram



Control lines not shown on datapath diagram

BR 1/99

31

### What Control Lines do we need from FSM? (look at each Datapath component)

Registers: Load lines for LOW, HIGH registers driven externally and NOT under FSM control.

Counter: load (synchronous load), cnt\_en (count enable). Counter will be configured to only count up.

Mux Selects: When doing 'zero' operation, counter will be driving RAM address lines and RAM input data line will be zero. The same select line can drive both muxes.

RAM: The WE of the RAM needs to be an OR of the external WE and a WE that is provided by the FSM.

BR 1/99

32

### FSM Interface

Inputs:

*Clk, Reset*

*Zero* - kicks off zero operation

*Cnt\_eq* - AEB output from comparator

Outputs:

*set\_busy, clr\_busy* -- set/clear output for busy flag (JK-FF)

*addr\_sel* -- mux select line for addr, data muxes

*cnt\_en* -- count enable for counter

*ld\_cnt* -- synchronous load line for counter

*zero\_we* -- WE output of FSM, will be OR'ed with external WE

BR 1/99

33

### What operations do we need for FSM?


- Wait for ZERO command (FSM simply waits for 'ZERO' input to be asserted).
- Load the counter with the LOW value
- Write '0' data value to RAM via address specified by counter, incrementing counter each clock cycle. Stop writing when HIGH register value equals counter value.

Three DISTINCT operations, need three STATES in FSM.

BR 1/99

34

### ASM Chart



BR 1/99

35

### ASM States

- Three States
- State S0 waits for Zero operation. In this state the external addr, data, we lines are muxed to RAM. Set busy flag on transition to State S0.
- State S1 loads counter with LOW register value
- State S2 does zero operation. Exit this state with counter value equals to HIGH register value. On state exit, clear the busy flag output (conditional output).
  - We will spend HIGH-LOW+1 clocks in this state (clear LOW to HIGH locations inclusive)

BR 1/99

36

