## Previous Courses

- Digital Devices (EE 3713/EE3714)
- Boolean Algebra
- Simple Combinational, Sequential Networks ( $<50$ gates)
- TTL, PLD implementation technologies
- No CAD tools
- Microprocessors
- Instruction sets, basic architecture
- Assembly language programming
- Microprocessor based solutions for Digital control


## EE 4743/6743 : Digital Systems

- Complex Combinational and Sequential networks (up to thousands of gates)
- Emphasis on combined datapath+Finite state machine designs for real time applications
- Modern CAD tool usage (schematic entry, simulation, technology mapping, timing analysis, synthesis)
- Logic Synthesis via VHDL
- Modern implementation technologies such Field Programmable Gate Arrays (FPGAs)


## Course Philosophy

- The textbook in this course is more of a reference
- Buy it, READ IT. Will help, especially with logic synthesis
- Material in class based on instructor notes
- Many notes online, see both: www.ece.msstate.edu/~mitch/class/ee4743 www.ece.msstate.edu/~reese/EE4743
- Course notes from previous semesters still applicable, but will be supplemented
- You will need to stay caught up on lecture material. Falling behind is difficult to recover from.


## Course Software

- We will use Altera Maxplus (runs on both PCs/Unix)
- Runs great on any Pentium class machine that can run Win 98 ( 32 Mb RAM, 160 Mhz or better).
- Three student PC versions available (V 7.21, V 9.23, V10.1)
- V9.23 is contained on the CDROM in the back of the textbook
- Class WWW page has a link where you can download version V10.1 from the Altera WWW page.
- Do not use V 7.21 - Use at least V9.23. Version 10.1 only needed if you are running Win2K or higher and want to download designs into the UP1 hardware board.
- Software also available on ECE Unix workstations also
- See Class WWW page for instructions on using Maxplus on Unix workstations
- Files are compatible between Unix workstation version and student versions.


## Course Software (cont)

Software is the same as used by practicing engineers in industry.

- HIGHLY RECOMMEND that you install it on your home PC
- No competition for seats in lab
- Eat popcorn, watch DVD, listen to music while you do homework
- If you don't have a PC, get one. It is an indispensable tool for an engineer


## Lecture, Labs

- Lecture is MW. Will meet on Fridays also for 'awhile' to get a fast start on material
- Will get these 'extra' lectures back near end of semester when concentrating on project
- Only need to attend your lab session (Simrall workstation lab, 1st floor) to hear TA explanation of lab assignment
- Can complete assignment on Unix machines or home PC. Upload files from home for TA checkoff.
- Lab assignments due ONE WEEK from your assigned lab time unless otherwise noted.


## Combinational Logic Review

Digital Devices was a LONG, LONG time ago in a galaxy FAR, FAR, AWAY for many of you.

We don't expect you to remember everything you learned in Digital Devices, but you need to remember $>0 \%$.

We will review some to help you remember. You also need to go back and look at old notes. After a couple of days of review, we will expect you to be up to speed, and then we will $Z O O M$ along.
Ask QUESTIONS during CLASS to SLOW things down.


| AB Y <br> L L L <br> L H <br> L  <br> H L <br> H L | 7408 |  |  |
| :---: | :---: | :---: | :---: |
| A B Y <br> L L L <br> L H H <br> H L H <br> H H H | 7432 | $\square O R$ | $-2$ |
| AB Y <br> L L <br> L H <br> H H <br> H H <br> H L | $7400$ |  | 2 |
| AB Y <br> L L H <br> L H <br> H  <br> H L <br> H L | $7402$ |  | $-$ |
| Gate Summaries |  | BR 8/99 |  |





## Boolean Minimization

Reduce a boolean equation to fewer terms - hopefully, this will result in using less gates to implement the boolean equation.
Pencil-Paper: Algebraic techniques, K-maps
Automated: Many powerful algorithms exist


Find Boolean adjacencies to minimize equation; eliminate redundant term BR $8 / 99$

## K- maps

Graphical Aid for minimization - used to visualize boolean adjacencies


$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## Logic Synthesis

Logic Synthesis: convert a description of a digital system in a Hardware Description Language (HDL) to an implementation technology.

> HDL description

Gates
library ieee;
use ieee.std_logic_1164.all;

$Y<=(A$ and $B)$ or ( $A$ and $C$ ) or ( $B$ and $C$ ) ;
end a ;

## Combinational Building Blocks

1 bit Multiplexor (MUX)

$\qquad$
$\qquad$

## Decoder


$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## Memories

Memories are classified as $\mathrm{K} \times \mathrm{N}$ devices, K is the $\#$ of locations, N is the number bits per location ( $16 \times 2$ would be 16 locations, each storing 2 bits) $\qquad$
K locations require $\log _{2}(\mathrm{~K})$ address lines for selecting a location (i.e. a 16 location memory needs 4 address lines) $\qquad$
A memory that is K x N , can be used to implement N boolean equations, which use $\log 2(\mathrm{~K})$ variables (the N boolean $\qquad$ equations must use the same variables).

One address line is used for each boolean variable, each bit of the output implements a different boolean equation.

The memory functions as a LookUp Table (LUT).

## Memory example

$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}$ xor B xor $\mathrm{C} \quad \mathrm{G}=\mathrm{AB}+\mathrm{AC}+\mathrm{BC}$

| A | C | $F$ | $G$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 |  |

Recall that Exclusive OR (xor) is

\[

\]

LookUp Table (LUT) $\mathrm{A}[2: 0]$ is 3 bit address bus, $\mathrm{D}[1: 0]$ is 2 bit output bus.
Location 0 has " 00 ", Location 1 has " 10 ",

| AB | Y |  |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |$\quad$| Y |
| :--- |$=\mathrm{A} \oplus \mathrm{B}$

 Location 2 has " 10 ", etc....

## Binary Adder

$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}$ xor B xor $\mathrm{C} \quad \mathrm{G}=\mathrm{AB}+\mathrm{AC}+\mathrm{BC}$
These equations look familiar. Recall what a Full Adder is:


BR 8/99



## Making a Design Run Fast

- Speed usually much more important than saving gates.
- The speed of a gate directly affects the maximum clock speed of digital system
- Gate speed is TECHNOLOGY dependent
- 0.35u CMOS process has faster gates than 0.8 u CMOS process
- Implementation choice will affect Design speed
- A Custom integrated circuit will be faster than an FPGA implementation.
- Design approaches will affect clock speed of system
- Smart designers can make a big difference


## Summary

- Need to review your Digital Devices notes
- Basic Gates, Boolean algebra (algebraic minimization, up to four variable K-maps), Combinational building blocks (muxes, decoders, memories, adders)
- We will discuss Hardware Description Languages $\qquad$
- VHDL is the language used in the class
- We will discuss modern implementation technologies, primarily Field Programmable Gate Arrays (FPGAs)
- We will discuss design strategies for making designs run faster, not necessarily take less gates.

