

Bilinear Filtering

Recall that the blend equation was:

$$C_{new} = C_a * f + C_b * (1-f)$$

Where C_a , C_b were two 8-bit colors, and C_{new} was a blend of these two colors using the blend factor 'f' (a 9-bit value).

A similar operation is performed when a texture is mapped onto an object in 3D graphics, except that 2 blend factors and four colors are used:

$$T_{new} = (1-v)*(1-u)*T_{00} + (1-v)*u*T_{01} + v*(1-u)*T_{10} + u*v*T_{11}$$

T_{00} , T_{01} , T_{10} , T_{11} are 8-bit color values as before, with two 9-bit factors v , u used to determine T_{new} .

9/30/2002

BR

1

Bilinear Filtering (cont)

We will use 9-bits to represent u , v as with the blend equation in order to represent 1.0 accurately.

Sample calculations:

$$u=1.0, v=1.0, \text{ then } T_{new} = T_{11}$$

$$u=0.0, v=1.0, \text{ then } T_{new} = T_{10}$$

$$u=1.0, v=0.0, \text{ then } T_{new} = T_{01}$$

$$u=0.0, v=0.0, \text{ then } T_{new} = T_{00}$$

$$u = 0.5, v=0.5 \text{ then}$$

$$T_{new} = 0.25*T_{00} + 0.25*T_{01} + 0.25*T_{10} + 0.25*T_{11}$$

9/30/2002

BR

2

The Problem


- Implement a datapath + FSM that computes 8 T_{new} values from 32 T_{xx} values stored in a RAM for fixed values of u , v .
- Will use a minimum resource approach – only 1 multiplier, 1 adder.
 - Note that 8 multiplies and 3 adds are required to implement the bilinear filter equation
- You will be provided with a datapath
 - You must schedule the operations on the datapath
 - Write an ASM chart that implements the schedule
 - Implement the FSM for the datapath and test your design

9/30/2002

BR

3

Datapath for Bilinear Filter



9/30/2002

BR

4

How to Compute T_{new} ?


- The Sync RAM holds the values for T_{xx}
 - Each calculation of T_{new} requires 4 values from the Sync Ram
 - Each 4-tuple stored in order of T_{00} , T_{01} , T_{10} , T_{11}
 - Sync Ram has 32 locations, so 8 T_{new} calculations
- Each calculation of $T_{xx} * u | 1-u * v | 1-v$ requires:
 - 1st multiply: T_{xx} (from Sync Ram) * $v | 1-v$ (use 4/1 mux to select appropriate v or $1-v$). Store result in *mult reg*.
 - 2nd multiply: compute *mult reg* * $u | 1-u$. Use the mult feedback path and mult muxes to select proper operands
- The saturating adder + accumulator register is used to accumulate the result.

9/30/2002

BR

5

Step 1: $1-v * T_{00}$ (active paths shown in RED)



9/30/2002

BR

6

The block diagram illustrates the proposed architecture. It consists of several key components and data paths:

- Registers:** u_reg , v_reg , $Sync\ Ram$, and $Acc\ Reg$.
- Multiplier (Mult):** Receives inputs from u_reg and v_reg through $1-f$ blocks and $9/8$ dividers. It also receives a feedback signal $T_{00} * (1-v)$ from the $Acc\ Reg$.
- Saturation Adder (Sat Adder):** Receives the output from the multiplier and a feedback signal from the $Acc\ Reg$.
- Accumulator (Acc Reg):** Receives the output from the saturation adder and outputs T_{new} .
- Feedback Path:** A red line indicates the feedback path from the $Acc\ Reg$ output T_{new} through a $9/8$ divider to the multiplier input, labeled $T_{00} * (1-v)$.

7

Figure 1: Block diagram of the proposed architecture. The diagram shows a data flow from registers (u_reg, v_reg, Sync Ram) through a multiplier (Mult) and an adder (Sat Adder) to an accumulator (Acc Reg). The multiplier takes inputs from u_reg (via a $1-f$ block), v_reg (via a $1-f$ block), and Sync Ram (via a T_{01} block). The multiplier output is fed into the adder, which also receives feedback from the accumulator. The adder output is fed back to the accumulator. The accumulator output is labeled T_{new} . A note states: "If acc initially zero, then can just add value."

8

The diagram illustrates the proposed architecture. It starts with three inputs: u_reg , v_reg , and $Sync\ Ram$. u_reg and v_reg pass through $1-f$ blocks and then through a series of bit-width reduction steps (indicated by numbers in circles: 10, 9, 8). The $Sync\ Ram$ block also outputs a signal with a bit width of 8. These signals are fed into a $Mult$ (Multiplier) block. The output of the multiplier is then fed into a $mult\ reg$ (multiplier register) block. The output of the multiplier register is fed into a $Sat\ Adder$ (Saturation Adder) block. The output of the saturation adder is fed into an $Acc\ Reg$ (Accumulator Register) block. The output of the accumulator register is T_{new} . There are two feedback loops: one from T_{new} back to the $Sat\ Adder$ input, and another from T_{new} back to the $mult\ reg$ input. The $mult\ reg$ also receives a signal from the $Sync\ Ram$ block, labeled $T_{01} * (1-v)$.

9

The diagram illustrates the proposed architecture for calculating a new temperature T_{new} . It consists of several key components and data paths:

- Registers and Inputs:**
 - u_{reg} and v_{reg} provide inputs to $1-f$ blocks.
 - Sync Ram provides an input T_{10} .
- Multiplier (Mult):**
 - It receives inputs from the $1-f$ blocks and the Sync Ram (via T_{10}).
 - The output of the multiplier is fed into the mult reg block.
- Accumulator (Acc Reg):**
 - It receives inputs from the mult reg and the Sat Adder .
 - The output of the accumulator is fed back into the mult reg and the Sat Adder .
- Saturation Adder (Sat Adder):**
 - It receives inputs from the mult reg and the Acc Reg .
 - The output of the saturation adder is fed back into the Acc Reg .
- Final Output:**
 - The final output is T_{new} , which is calculated as $T_{00}(1-v)(1-u) + T_{01}(1-v)u$.

10

11

12

Datapath - *bifilt.gdf* Interface (cont)

- Outputs
 - *busy* : asserted for duration of bifiltering operation
 - *o_rdy* : asserted when *dout* bus contains *Tnew* value
 - *dout*[7..0] : 8-bit output bus for *Tnew* value
- It is very important that *o_rdy* only be asserted when *dout* bus contains a valid value for *Tnew*.
- When *o_rdy* is negated, the value *dout* is undefined
 - Will depend on your particular implementation

9/30/2002

BR

13

Other Comments on *bifilt.gdf*

- The RAM is synchronous – registered Address, Control, Data
 - You cannot change this because external testbench expects this operation
- A counter is included in the datapath to drive the address lines during the bifiltering operation
- The golden waveform is *bifilt_gold.scf*
 - Loads the SRAM with 32 values
 - Then tests all of the sample calculations shown on slide #2 plus one more

9/30/2002

BR

14

Testing Your Design

- Cannot do a waveform compare against the golden waveform because you may have a different number of clock cycles
- The *tb_bifilt.gdf* schematic and *tb_bifilt.scf* is a testbench that can be used for checking.
- Includes a counter that will record the number of clock cycles that *busy* remains high during *bifilter* operation
- Includes an XOR-checksum that will checksum all values on *dout* when *o_rdy* is asserted
 - you can use this as a quick check – if your checksum matches the golden checksum then your design is functional

9/30/2002

BR

15

The Next Assignment

- This lab is worth 200 pts and is the first part of a 2-part series
- In the next part, you will be able to add more multipliers/satadders to reduce the number of clocks
 - Single SRAM is still a constraint
 - Interface does not change
 - You will have to change the datapath and your FSM
 - 2nd part is also worth 200 pts

9/30/2002

BR

16

Due Dates

- Schedule:
 - Week 0 (Sept 30): Demo Lab #5, begin working on Lab #6, Part #1
 - Week 1 (Oct 7): Must have ASM chart ready for checkoff and FSM VHDL code written/compiled and debug in datapath in progress. Part #2 will be assigned at this time.
 - Week 2 (Oct 14): Complete checkoff for Part #1 at beginning of lab.
 - Week 3 (Oct 21): Must demo Part #2 at the beginning of the lab period. Begin work on Lab #7.
- You must attend lab session for entire time each week until Lab #6 (both parts) is completed.
 - If you have a laptop, bring it to the lab. If you work on a desktop at home, then flip the files to ECE machines. If you do not show up for lab, or do not remain for the entire time you will lose 30% credit of the 400 total points.
- No late labs accepted for either parts #1 or #2.

9/30/2002

BR

17

A Guaranteed Way to get a 0 for both labs and perhaps wreck your lab grade

- Don't do anything the first week.
- Show up for lab in week #1 not even having thought about the first part.
 - Now you have only 2 weeks to complete two tough labs
- In week #2, won't have first part working and understanding the first part is the key to performing the second part
 - You madly try to finish the 2nd part in week #3 but are clueless, so at the end of the 3 weeks you have 0/400 pts.
 - Total lab points for first 5 labs = 600 pts, so lab average is 600/1000 = 60% (assuming perfect scores on first 5 labs).
 - Remember that you must have at least a 60% on all out of class material to pass the course.

9/30/2002

BR

18