



IOE Delays

- · Input path
 - Tincomb input pad and buffer to fasttrack interconnect delay
- Output path (combinatorial path with fast output slew)
 - Tiod data delay
 - Tiocomb combinatorial delay
 - Tod1 slow rate = off, Vccio = Vccint (Vcc of IO pad is same as internal Vcc).

BR 1/99

3











Minimum Pin To Pin Delay [Input Pin delay] + [Routing] + [Logic Element Delay] + [Routing] + [Output Delay] [Tincomb] + [Tdin2data] + [Tlut + Tcomb] + [Minimum (same col,row)] + [Tiod + Tiocomb + Tod1] [2.8] + [4.3] + [1.4 + 0.5] + min(1.4,3.7) + [1.3 +0.0 + 2.6] = 14.3 ns if ignore routing, then 8.6 ns (this is what marketing will quote).

Note that same column routing much faster than row routing. (hence dedicated carry chains run in column routing). BR 1/99 9





















