EE 3714 Test \#1 SOLUTIONS - Fall 2001 - Reese

Student ID: $\qquad$ (no names please)

Work all problems. Closed book, closed notes; No calculators. You may use the supplied reference material.

1. ( 9 pts ) Convert the decimal value below to its 8 -bit representation in each of the following encoding schemes. Write your answers in either HEX (base 16) or binary.

|  | Signed Magnitude | 1's Complement | 2's Complement |
| :--- | :--- | :--- | :--- |
| -29 <br> hex magnitude $=1 D$ <br> $(16+13)$ | $9 D=10011101$ | $E 2=11100010$ | $E 3=11100011$ |

2. ( 5 pts ) Repetitively apply De'Morgan's theorem to the equation until only single variables are complemented (the not operator is applied only to single variables).

$$
\begin{aligned}
\left(\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime} \mathrm{C}\right) \mathrm{D}\right)^{\prime} & =\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime} \mathrm{C}\right)^{\prime}+\mathrm{D}^{\prime} \\
& =\mathrm{A}\left(\mathrm{~B}^{\prime} \mathrm{C}\right)^{\prime}+\mathrm{D}^{\prime} \\
& =\mathrm{A}\left(\mathrm{~B}^{\prime}+\mathrm{C}^{\prime}\right)+\mathrm{D}^{\prime} \\
& =\mathrm{AB}+\mathrm{AC}^{\prime}+\mathrm{D}^{\prime}
\end{aligned}
$$

3. ( 5 pts ) Simplify the following equation to a minimal expression:

$$
\begin{aligned}
& \mathrm{AB}+\mathrm{ABC}+\mathrm{B} \\
& \mathrm{~B}(\mathrm{~A}+\mathrm{AC}+1) \\
& \mathrm{B}
\end{aligned}
$$

4. ( 5 pts ) Use one or more gates below such that $Y$ is a LOW voltage when either button $A$ or button $B$ is pressed. Be sure to give gate numbers such as $7400,7432,7402,7408,7404$ etc.

5. ( 5 pts$)$ Complete the timing diagram below for $\mathrm{A}^{\prime}$ and Y assuming that all gate delays $=1 \mathrm{~ns}$.


6. (5 pts) Write the following function in SOP form using the minterms indicated. Do NOT minimize.
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\sum \mathrm{m}(1,4,6)=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{AB}^{\prime} \mathrm{C}^{\prime}+\mathrm{ABC}^{\prime}$
7. ( 5 pts ) Write the following function in POS form using the maxterms indicated. Do NOT minimize.
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Pi \mathrm{M}(1,4,6)=\left(\mathrm{A}+\mathrm{B}+\mathrm{C}^{\prime}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}\right)$
8. ( 5 pts ) Write the MAXTERM POS form that represents the following truth table for $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$

| A | B | C | F |
| ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$
\begin{aligned}
& \text { П } \mathrm{M}(0,4,6) \\
& (\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}\right)
\end{aligned}
$$

9. ( 5 pts ) What is the voltage value ( $L$ or $H$ ) of output $Y$ when $A=L, B=H, C=H$. To get credit for this problem, you MUST show which transistors are open or closed and the path from Y to either Vdd or Gnd.

10. ( 5 pts$)$ Fill in the truth table for the following function: $\quad \mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=(\mathrm{A}+\mathrm{B})^{\prime} \mathrm{C}$

| A | B | C | F |
| ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

$$
F=(A+B)^{\prime} C=A^{\prime} B^{\prime} C
$$

11. ( 6 pts) Using the following gates: $7432,7400,7408,7402,7404$ give three combinations that are 'complete' logic families. Your three combinations of complete families cannot overlap.

Family \#1: $\qquad$ 7400 (NAND gates are complete) $\qquad$

Family \#2: $\qquad$ 7402 (NOR gates are complete) $\qquad$
Family \#3: $\qquad$ 7408,7404

OR 7432, 7404 $\qquad$
12. ( 8 pts ) PROVE or DISPROVE the following Boolean theorem. You can either use truth tables or algebraic manipulation. You MUST show your work.

$$
\begin{aligned}
(A \operatorname{xor} B) C & =(A C) \text { xor }(B C) \\
\left(A B^{\prime}+A^{\prime} B\right) C & =(A C)(B C)^{\prime}+(A C)^{\prime}(B C) \\
A B^{\prime} C+A^{\prime} B C & =A C\left(B^{\prime}+C^{\prime}\right)+\left(A^{\prime}+C^{\prime}\right) B C \\
& =A B^{\prime} C+A C C^{\prime}+A^{\prime} B C+B C C^{\prime} \\
& =A B^{\prime} C+0+A^{\prime} B C+0 \\
& =A B^{\prime} C+A^{\prime} B C
\end{aligned}
$$

PROVED.

| $A$ | B | C | ( $A$ xor $B) C$ | (AC) $\operatorname{xor}(B C)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 |

13. (12 pts) Use one of the following terms to fill in the blanks below (you can also use numbers such as '1', '2', '3', etc).
CMOS DIE WAFER PMOS NMOS TTL TPHL TPLH
POWER
a. $\qquad$ gates consist of PMOS and NMOS transistors.
b. The $\qquad$ TPLH $\qquad$ delay is the time delay between a low to high voltage change on the output and a change on an input.
c. A CMOS 2-input NAND gate has $\qquad$ 4 $\qquad$ transistors.
d. A $\qquad$ WAFER $\qquad$ is cut up into small squares call 'die', and each die is placed in a package - the package is normally what people refer to as a 'chip'.
e. It would take $\qquad$ 5 $\qquad$ binary digits to encode 17 distinct items.
f. The $\qquad$ ASCII $\qquad$ code is a common method for encoding alphanumeric data.
14. ( 5 pts ) Fill in the blanks in the following binary sequence if the sequence represents a GREY code (each code in the sequence is Boolean adjacent)

000, 001, __ $011 \_$_ $, 010, \ldots 110 \_$, 111, 101, ___ 100
15. ( 5 pts $)$ What is the sum of the following 8 -bit Hex numbers?

$$
\$ 7 \mathrm{E}+\$ 42=\quad \$ \mathrm{C} 0
$$

16. ( 10 pts ) I would like to implement an 8 -input AND gate ( $\mathrm{F}=\mathrm{A}$ B C D E F G H) but I only have gates with 4 or fewer inputs. The gate types you have available are NAND, NOR, AND, OR, NOT.

Draw TWO different gate networks that implement this function. The gate types used in the two networks MUST BE DIFFERENT (i.e. if you use both NANDs and NORs in one network, they cannot be used in the other network).


