## Dice Game Implementation

- Why was dice game implemented in three 22 V 10 PLDs?
- What are the resources needed by the Dice Game?
- Outputs: 6 for dice values ( 3 bits each dice), win, loss
- Inputs: Ra, Rb, Reset, Clk
- 6 FFs for dice, minimum 3 FFs for FSM, 4 FFs for Point register ( 13 total)
- 22V10 has
- 12 input-only pins, 10 input/output pins
- 10 FFs ( 1 FF per input/output pin)
- Need at least TWO 22V10s just for FFs

BR 1/99

## Partitioning of Design

- Splitting a design over multiple PLDs is called "partitioning"
- Number of inputs will not be a concern
- Will be limited by \# of FFs, \# of outputs
- Could we have used just two PLDs? (see next page)
- PLD_A: 3 FFs for Cntr, 3 FFs for FSM, 7 outputs (Cntb[2:0], Win, Lose, Ena, Sp). Could even use one-hot encoding for FSM ( 3 more FFs, three more outputs).
- PLD_B: 3 FFs for Cntr, 4 FFs for Point Register, 7 outputs (Cnta[2:0], Eq, D7, D11, D2312). But 4 FFs for Cntr consumes 4 outputs so 11 outputs total!!!!
- This division of the logic will not work.
- Some other partition of the logic could possibly be found. Three PLDs gives good observation of internal signal values. BR 1/99 2

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$


## VHDL For Three PLD Solution

- Up to this time, have been using VHDL to specify boolean equations.
- VHDL has high-level statements that allow more natural specification of a problem $\qquad$
- Example: What is the boolean equation for signal "D7"? (=1 when dicesum = 7).
- VHDL Boolean equation:

D7 <= (not dsum(3)) and dsum(2) and dsum(1) and dsum (0);

- High level VHDL Statement:

D7 <= ‘ 1 ' when (dsum = " 0111 ") else ' 0 ';
$\qquad$


| VHDL for "dpathb" |
| :---: |
| entity dpathb isport (clk,reset: in std_logic;Entity (input/outputs) <br> declaration |
| BR 199 ${ }^{\text {a }}$ |

$\qquad$

$\qquad$
$\qquad$

## Boolean equations vs. High Level

I could have specified the boolean equations for each ' $d$ ' FF $\qquad$ input of the point register as:
$\mathrm{d}(0)<=(\mathrm{sp}$ and dicesum(0)) ) or ((not sp) and ( $\mathrm{q}(0))$; $\qquad$
$\mathrm{d}(1)<=(\mathrm{sp}$ and dicesum(1)) or ((not sp) and (q(1));
$\mathrm{d}(2)<=(\mathrm{sp}$ and dicesum(2)) or ((not sp) and (q(2));
$\mathrm{d}(3)<=(\mathrm{sp}$ and dicesum(3)) or ((not sp) and (q(3));
$\qquad$

However, it is much easier (and clearer!) to simply write:
$\mathrm{d}<=$ dicesum when $(\mathrm{sp}=$ ' 1 ') else q ;
This statement DOES REPRESENT the above boolean equations; it is simply expressed differently. $\qquad$ BR $1 / 99 \quad 9$
$\qquad$
$\qquad$
$\qquad$

$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## VHDL for dpatha

ntity dpatha is
port ( clk,reset: in std_logic;
roll : in std_logic;
dicesum: out std_logic_vector(3 downto 0);
douta: out std_logic_vector( 2 downto 0 );
doutb: out std_logic_vector(2 downto 0)
); $\qquad$
$\qquad$
$\qquad$
$\begin{array}{ll}\text { BR 1/99 } & 12\end{array}$
12
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$

$\qquad$
$\qquad$
$\qquad$
-- bit $1, \mathrm{c} 1$ is carry in


$\qquad$


Is there an easier way to do VHDL for a FSM?
$\qquad$

- There is an easier way to write the VHDL for the finite state machine code
- Will use a "case" statement for specifying the FSM action
- Will generate the same boolean equations
- Will be more readable $\qquad$
- Will also use symbolic names for states (S0, S1, etc) $\qquad$
- Can change state encoding very easily.

BR 1/99
18
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$

$\qquad$


## Summary

- High level VHDL can let you describe digital systems easier and faster. These descriptions are more understandable to an external reader.
- Still MUST KNOW implications of a high level VHDL statement -- ie. What gates get generated?
- Sum <= Cnta + Cntb; Easy to write, but what kind of adder gets synthesized? There are many different ways to build an adder, and each one has a different tradeoff in terms of speed and gate count!
- Take EE 4743/EE 6743 to find out more about Digital System design!

| 工 |
| :--- |
|  |

