## Dice Game Implementation

- Why was dice game implemented in three 22V10 PLDs?
- What are the resources needed by the Dice Game? – Outputs: 6 for dice values (3 bits each dice), win, loss
  - Inputs: Ra, Rb, Reset, Clk
  - 6 FFs for dice, minimum 3 FFs for FSM, 4 FFs for Point register (13 total)
- 22V10 has
  - 12 input-only pins, 10 input/output pins
  - 10 FFs (1 FF per input/output pin)
- Need at least TWO 22V10s just for FFs

BR 1/99

## Partitioning of Design

- Splitting a design over multiple PLDs is called "partitioning"
- Number of inputs will not be a concern
- Will be limited by # of FFs, # of outputs
- Could we have used just two PLDs? (see next page)
   PLD\_A: 3 FFs for Cntr, 3 FFs for FSM, 7 outputs (Cntb[2:0], Win, Lose, Ena, Sp). Could even use one-hot encoding for FSM (3 more FFs, three more outputs).
  - PLD\_B: 3 FFs for Cntr, 4 FFs for Point Register, 7 outputs (Cnta[2:0], Eq, D7, D11, D2312). But 4 FFs for Cntr consumes 4 outputs so 11 outputs total!!!!
  - This division of the logic will not work.
- Some other partition of the logic could possibly be found. Three PLDs gives good observation of internal signal values.
   BR 1/99









## VHDL For Three PLD Solution

- Up to this time, have been using VHDL to specify boolean equations.
- VHDL has high-level statements that allow more natural specification of a problem
- Example: What is the boolean equation for signal "D7"? (=1 when dicesum = 7).
- VHDL Boolean equation: D7 <= (not dsum(3)) and dsum(2) and dsum(1) and dsum (0);</li>
  High level VHDL Statement:

BR 1/99

5

D7 <= '1' when (dsum = "0111") else '0';





entity dpathb is port ( clk,reset: in std_logic; dicesum: in std_logic_vect sp: in std_logic; point: out std_logic_vect eq: out std_logic; d7_i: out std_logic; d11_i: out std_logic; d2312_i: out std_logic );	declaration ior(3 downto 0);
<i>)</i> ,	



















architecture a of dnatha is	if(roll = '1') then
signal anta anth, std logia vastor(2 downto 0);	and anth is
signal citta, citto. stu_logic_vector(2 dowino 0),	case child is
signal en_a: std_logic; enable for counter A	when "001" => cntb <= "010";
signal sum: std_logic_vector(3 downto 0);	when "010" => cntb <= "011";
signal c1,c2,c3: std_logic; carry signals	when "011" => cntb <= "100";
	when "100" => cntb <= "101":
begin	when "101" -> cnth <- "110";
ocgin	when 101 _> chito <= 110,
	when $110 \Rightarrow \text{chib} \neq 001$ ;
douta <= cnta;	when others => cntb <= "001";
doutb <= cntb;	end case;
dicesum <= sum;	end if;
en a <= '1' when ((cntb = "110") and (roll = '1'))	if (en $a = 1$ ) then
else '0':	case enta is
	when "001" -> cnta <= "010";
State Flip Flame	when '001 _> chita <= 010',
state mp mops	when 010 => chta <= 011,
stateff: process (clk,reset)	when "011" => cnta <= "100";
begin	when "100" => cnta <= "101";
if (reset = '1') then	when "101" => cnta <= "110";
cnta <= "001": initialize both counters to '1'	when "110" => cnta <= "001":
cntb <= "001":	when others => cnta <= "001":
elsif (clk'event and clk='1') then	end case:
	- and if:
-	and it.
	end II;
BR 1/99	end process stateff; 13



- sum equations to add cnta + cntb	"dpatha" adder equations.
sum = a xor b xor ci cout = (a and b) or Ci(a or b)	We could have simply
	written:
bit 0, no carry in sum(0) <= cnta(0) xor cntb(0);	sum <= cnta + cntb;
$c1 \leq cnta(0)$ and $cntb(0)$ ;	This is a valid operation in
bit 1, c1 is carry in	VHDL!
$sum(1) \le cnta(1) \text{ xor } cntb(1) \text{ xor } c1;$	
$c2 \ll (cnta(1) and cntb(1)) or (c1 and$	(cnta(1) or cntb(1)));
bit 2, c2 is carry in	
$sum(2) \le cnta(2) \text{ xor } cntb(2) \text{ xor } c2;$	
$c3 \ll (cnta(2) and cntb(2)) or (c2 and$	(cnta(2) or cntb(2)));
bit 3 is carry3 since no counter bits sum(3) <= c3;	
bit 3 is carry3 since no counter bits sum(3) <= c3; end a;	







VHDL for control	
entity control is pott ( clk,reset: in std_logic; d7_i: in std_logic; d11_j: in std_logic; d2312_i: in std_logic; ra: in std_logic; rb: in std_logic; eq: in std_logic; sp: out std_logic; vin: out std_logic; lose: out std_logic; q0: out std_logic; q4: out std_logic; q5: out std_logic );	Used one-hot encoding. Outputs q0, q1, lose, win,q4, q5 correspond to states S0, S1, S2, S3, S4, S5. The one hot equations were written by inspection. The VHDL file contains boolean equations for DFF inputs and ra,rb, eq,sp outputs.
end control;	BR 1/99



architecture a of control is FFs for Finite State Machine signal q, d : std_logic_vector(5 downto 0); begin	$ \begin{aligned} d(3) &<= q(3) \text{ or } (q(1) \text{ and } ra \text{ and } (not \ d7\_i) \text{ and } \\ & (not \ d1\_i) \text{ and } D2312\_i) \\ & \text{ or } (q(5) \text{ and } ra \text{ and } (not \ q2) \text{ and } (d7\_i)); \end{aligned} $
State Flip Flops	$d(4) \le (q(1) \text{ and ra and (not } d/_1) \text{ and}$
hagin	$(10t u11_1)$ and $(10t D2512_1))$
if (reset = '1') then	or $(q(4)$ and $(not 10))$ or $(q(5)$ and ra and $(not eq)$ and $(not d7 i)$ :
q <= "000001";	··· (4(·) ····· ··· ··· ··· ··· ··· ··· ··· ··
elsif (clk'event and clk='1') then	d(5) <= (q(4) and rb) or (q(5) and not ra);
q <= d;	
end if;	win $\le q(2);$
end process stateff;	lose $\leq q(3)$ ;
FF equations	$a_0 \le a_0(0)$ :
$d(0) \le q(0)$ and (not rb);	$q_1 <= q(1);$
	$q4 \le q(4);$
d(1) <= (q(0) and rb) or (q(1) and (not ra));	q5 <= q(5);
	$sp \le q(1)$ and ra and (not $d7_i$ ) and
$d(2) \ll q(2)$ or $(q(1)$ and ra and $(d7_i \text{ or } d11_i))$	(not d11_i) and (not d2312_i);
or (q(5) and ra and eq);	
	roll $\leq=$ (q(1) and (not ra)) or (q(5) and (not ra)); end a;
BR 1/99 17	



Is there an easier way to do VHDL for a FSM?

- There is an easier way to write the VHDL for the finite state machine code
- Will use a "case" statement for specifying the FSM action
  - Will generate the same boolean equations
  - Will be more readable
- Will also use symbolic names for states (S0, S1, etc)
  - Can change state encoding very easily.

BR 1/99

18













## Summary

- High level VHDL can let you describe digital systems easier and faster. These descriptions are more understandable to an external reader.
- Still MUST KNOW implications of a high level VHDL statement -- ie. What gates get generated?
  - Sum <= Cnta + Cntb; Easy to write, but what kind of adder gets synthesized? There are many different ways to build an adder, and each one has a different tradeoff in terms of speed and gate count!
- Take EE 4743/EE 6743 to find out more about Digital System design!

BR 1/99

22