



# SOPC Design Using ARM-Based Excalibur Devices



### Outline

- ARM-based Devices Overview
- Embedded Stripe
- Excalibur MegaWizard
- Verification Tools
  - Bus Functional Model
  - Full Stripe Model
- Configurations
- Software Tools
- Applications Examples
- Summary



#### **ARM-Based Devices Overview**

System-On-a-Progremmable-Chip Solutions



#### Features

32 Bit RISC Processor

- 200 MHz ARM922T<sup>™</sup>



- High Performance .18 µm 8LM TSMC Process
- AMBA<sup>™</sup> Bus Architecture
  - Industry Standard Bus Architecture
- Stripe Memory
  - Single Port and Dual Port
- External Memory
  - SDRAM, DDRSRAM, FLASH, SRAM



#### Hard Processor PLD Architecture

Pro	cessor &	Interfaces		SRAM	SRAM	SRAM	Embedded
ARM	I-CACHE 8K Bytes	D-CACHE 8K Bytes		DPRAM	DPRAM	DPRAM	Processor Stripe
LEs ESB Bytes	4160 6.5K	XA1	32 Kbyte 16 Kbyte	es SRAM es DPRAM			
LEs ESB Bytes	16400 26K	XA4 128 Kbytes SRAM 64 Kbytes DPRAM		PLD			
LEs ESB Bytes	38400 40K	XA10			256 128	Kbytes SRAM Kbytes DPRAM	
-	2	19 /	1	80		Alteratives	

System-On-a-Programmable-Chip Solutions

#### **Excalibur Stripe Components**



System-On-a-Programmable-Chip Solution





## **Embedded Stripe**

System-On-a-Programmable-Chip Solutions



### **ARM922T Processor**

- Based on the ARM922<sup>™</sup> (ARM920<sup>™</sup> Derivative) and Incorporating the ARM9TDMI<sup>™</sup>
- High Speed Cache (8KB Instruction + 8KB Data)
- Single Cycle Repeat-rate SRAM and DPRAM
- MMU Facilitates the Implementation of Real-time Operating Systems (RTOS)
- 200MHz on Altera<sup>®</sup> 1P/8M, 0.18u Process at TSMC
- Advanced Built-in System Debug Features



#### Based on ARM9TDMI core

- Five stage pipeline
- Harvard bus architecture
- CPI of 1.5

#### **ARM9** -

- T Thumb Architecture Extension
- D Core has Debug Extensions
- M Core has an enhanced Multiplier
  - Core has EmbeddedICE Logic Extension

© 2001 Altera Corporation

# **AMBA High Performance Bus (AHB)**

- AMBA Advanced Micro-controller Bus Architecture
- Connects Embedded Stripe and PLD Devices
- 200MHz Maximum Clock Rate
- 32 Bit Wide Pipelined Bus
  - Burst transfers one cycle per data word
  - Non-tristate implementation
- Multi-master With Distributed Address Decoding
  - Single-cycle bus master handover
- Split Transactions Extensions
  - Needed to fully exploit bus bandwidth in a multimaster bus



# Stripe PLL's

- Stripe PLL's Provide Clock Boost Multiplication Only
  - Default power-up operation is bypass
  - Program control registers through configuration logic or the embedded processor
  - State machine control to put PLL in bypass mode if lock is lost
  - Can change PLL frequency with proper software control
- PLL1
  - Clock for processor and peripheral bus
  - Up to 400 Mhz operation divided by 2 or 4
- PLL2
  - Clock for the SDRAM controller
  - Up to 266 Mhz operation





#### PLL 1 & PLL 2 are similar to APEX PLLs

- Fout = CLK\_REF (MHz) \* M/ (N \*K) where M, N, K are integers
- PLLs can be bypassed

#### **Excalibur Memory Hierarchy**



# Single Port SRAM

- Stripe Memory
  - 2 blocks of independent addressable memory available on AHB1 or AHB2 bus
  - 32, 128, or 256 Kbytes total depending on device size
- Arbiter Resolves Competition Between AHB1 and AHB2 Interfaces for Access to the SRAM
  - Defaults to fixed round-robin scheme with fairness
  - Supports locked transfers
- Each SRAM Block Is Byte Addressable
- Supports Big or Little Endian Transfers



# **Dual Port SRAM**

- Stripe Memory
  - 2 blocks available on AHB1 or AHB2 bus
  - 16, 64, or 128 Kbytes depending on device size
  - Each block can itself be configured as 2 blocks for a total of 4 indpendent addressable DPRAM
- Available From AHB1, AHB2, or PLD
  - Arbiter controls access
- Each Block Is Byte Addressable
- Supports Various Widths and Depths



### **Dual Port SRAM Configurations**



(\*) - Configuration shown here

(\*) - Configurations shown here

# **SDRAM Controller**

- Stripe Contains a Controller for SDRAM or DDR SDRAM External Memory
  - Either 16 or 32 bit SDRAM or DDR SDRAM can be connected but not both
- Runs Asynchronously to AHB1 or AHB2
- Supports Byte, Half-word, and Word Transfers
- Addressing
  - AHB buses are byte addressed, DRAM is bit addressed
  - DRAMS have row, column, and bank address
  - Number of row and column bits depends on memory used
- Supports 2 Blocks and up to 512 Mbytes Total of External DRAM
- Supports PC100/133 SDR SDRAMs and PC200/266 DDR SDRAMs
- SDRAM must be initialized through software control

# **Expansion Bus Interface (EBI)**

- Provides Capability to Interface to External Memory Mapped Devices
- Different Sizes and Types Available
- Rate-Adaptation Between Flash Memories or Memory Mapped Peripherals and AHB2 Bus Masters
- Four Chip Select Outputs
  - Each Address Space Can Be Configured to Operate in an 8- or 16-Bit Mode.
  - Bus Timing and Interface Signals Can be Configured by a Bus Master
- Supports Split Bus Transactions
  - Prevents Stalling of Other AHB2 Bus Masters
- Support both synchronous & asynchronous mode

# UART

- 5 to 8 data bits
- 1 or 2 stop bits
- Even, odd, stick, or no parity
- 75 to 230,400 baud rate
- 16-byte transmit FIFO
- 16-byte receive FIFO.
- Programmable baud generator
- Internal diagnostic capabilities
- Modem communication support

# Interrupt Controller

- User Configurable to Three System Modes
  - Interrupt Sources Can Arise From Stripe and PLD
- Priority and Enabling Scheme
  - All Interrupts Disabled on Power-up
  - Sets Priority on Interrupt Sources
  - Enables or Disables Individual Interrupt Sources

# Block Diagram



System-On-a-Progremmable-Chip Solutio

# Watchdog Timer

- Protects the System against Software / Hardware Failures
- One-shot Timer Resets Entire Chip When It Expires
- 32-bit Register Interface Provides User-selected Timeouts
  - Up to 30s With a 33MHz Clock

# Timer

- Dual-Channel Timer
- 32 Bit Prescaler
- 32 Bit Timer Register
- Three Operating Modes
  - Free running interrupt (heartbeat)
  - Software controlled start/stop (interval timer) with interrupt on limit
  - One-shot interrupt after programmable delay

# **Reset & Mode Control**

- PLD power-on reset
- Resets from external sources
  - Configuration pin nCONFIG
  - External reset pin (bi-directional open drain pin, supplying reset output to flash devices)
  - External power-on reset
- Resets from internal sources
  - Software watchdog timer reset
  - JTAG module
  - Configuration error



# **Excalibur ARM MegaWizard**

System-On-a-Progremmable-Chip Solutione



### **Excalibur MegaWizard**

- Select ARM<sup>®</sup>-Based<sup>™</sup> Excalibur<sup>™</sup>
  - Easily create the desired stripe configuration

	MegaWizard Plug-In Manager [page 2a]					
	Available <u>M</u> egafunctions:	Which megafunction would you like to customize? Select a megafunction from the list at left.	1			
	Altera Excalibur Nios(tm)	Which type of output file do you want to create? ○ AHDL ○ VHDL ● Verilog HDL				
A NUMBER OF A N		What name do you want for the output file?       Browse         d:\classes\arm\jk.aady_test       Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory or a user library that you specify in the User Libraries tab of General Settings command (Project menu).         Your current user library directories are:	100			
		Cancel < <u>B</u> ack <u>N</u> ext > <u>Finish</u>	(Free			

System-On-a-Programmable-Chip Se

# MegaWizard

Select family and device Hold processor in reset?	Megawizard Plug-In Manager - Excalibur [Page 3 of 7] This page allows you to select and configure the Excalibur device to suite your particular application. It also allows you to enable or disable those 'stripe' modules that require external access and therefore pins to be reserved on the Excalibur device. Select Excalibur family Excalibur_ARM Select available device EPXA10 Reset operation If the processor is held in reset, it can only be released by a write to the 'stripe' Boot control register by one of its two remaining bus masters. Do you want the processor to be held in reset?
Boot from FLASH?	Do you want to Boot from FLASH?
Endianess	Eyte order
Reserve pins	Reserve pins         Do you want to reserve pins for any of the following 'stripe' modules?         Image: Bit (FLASH)       Outputs         Slow slew rate       Inputs         SDRAM       Outputs         Fast slew rate       Inputs         Imputs       SSTL 2         Imputs       SOW slew rate         Imputs       SSTL 2         Imputs       SOW slew rate         Imputs       No Imputs
vstem-On-a-Programmable-Chio	<u>Cancel</u> ⊲ Prev Next > Finish

# MegaWizard

Select the AHB2 to

PLD bridges

Select the Interrupts



\_ 🗆 X

This page allows you to configure the interface between the 'stripe' and the PLD.

Bridges

Note: The PLD-TO-STRIPE bridge allows a master or masters in the PLD to access resources in the 'stripe'. Similarly the STRIPE-TO-PLD bridge allows masters in the 'stripe' access to resources in the PLD.

☑ Do you want to use the STRIPE-TO-PLD bridge (Master Port)?

▼ Do you want to use the PLD-TO-STRIPE bridge (Slave Port)?

Interrupts-

Note: If you choose to implement an interrupt controller within the PLD then you must also select the mode of operation for the main interrupt controller (in the 'stripe'), which will determine how these PLD interrupt request signals are treated.

If you select Mode 3 you will also need to configure the PLD\_MS register in the 'stripe'. Please see the Excalibur data sheet for more details.

☑ Do you want to use the STRIPE-TO-PLD interrupt sources?

Do you want to use the PLD-TO-STRIPE interrupt sources?

Select PLD interrupt mode Mode 3 - Six individual requests

FTrace / Debug-

☑ Do you want to use processor debug extensions?

Do you want to use processor trace extensions?

Cancel < Prev Next ▷ Finish

7

System-On-a-Progremmable-Chip Solution

# MegaWizard

External clock	Megewizard Plug-In Manager - Excelibur (Page 5 of 7)      This page allows you to configure the clocks (PLL's) for the processor and     SDRAM (if required).      External clock reference Enter external reference frequency     33 MHz
Telefence	AHB1 / AHB2 clock settings
AHB1 / AHB2 clock settings	Bypess PLL1      Enter desired AHB1 frequency 200.0 MHz      AHB1 frequency achieved: 199.0000 MHz      AHB1 VC0 frequency : 396.0000 MHz (300MHz optimal)
SDRAM clock setting	Select AHB2 frequency: 99.00000 MHz SDRAM clock settings Bypass PLL2 Note: The desired frequency for SDRAM refers to the frequency of the SDRAM_CLK pin. For DDR SDRAM the operating frequency is double this. Enter desired SDRAM frequency 133.0 MHz SDRAM frequency achieved: 132.0000 MHz SDRAM frequency achieved: 132.0000 MHz
	Serial Programming Are you using a sensif EEPNDM gonificantion device? Citopse your device Programming Insciency Cancel < Prev Next Fr Einish Cancel < Prev Next Fr Einish

# MegaWizard

#### Kegawizard Plug-In Manager - Excalibur [Page 6 of 7]

\_ = X

This page allows you to configure all of the memory regions of the Excalibur device. You can adjust the base address and size of any region, together with the region parameters (if any), by editing or selecting the controls within the Memory map' area.

Enter the base	Menory nap	No Additional Settings for SRAM1
address & size	SRAMD 00000000 10K .	
	SRAM 00040000 16K >	
	DPRAMD 00060000 54K -	
0	DPRAMI	
	SDRAMD 00000000 BM -	
11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SDRAMI	
and the second	EBI0 (PLASH) 0000000 32K -	
7	EBH OFF x	
	EBI2 017 ¥	
	EBG 017 ¥	
	PLDO OFF *	
	PLD1 OFF *	
Automatic checking	PLD2 OFF ¥	
for overlapping	PLD3	
regions or incorrect base address	Enter an address which is a nulliple of 1640ytes. Address fields shown in red are currently overlap The side of the memory region must be an exact in	(4000 Hex) sped. Please correct before continuing. sutgre of its base address.
		Qancel ≤ Brev Next ► 1/1/51
		/AVIITE D/A

# MegaWizard

×	Megawizard Plug-In Manager - Excalibur (Page 6 of 7)
SRAM0,SRAM1 DPRAM0, DPRAM1 Memory Map	This page allows you to configure all of the memory regions of the Excalbur device. You can adjust the base address and size of any region, together with the region parameters (if any), by editing or selecting the controls within the "Memory map" area.
	SRAM0 00020000 120K x Combine dual port RAMS
Combine dual port?	DPRAM0     OFF     >     DPRAM0     OFF     >     DPRAM0     OFF     >     DPRAM0     OFF     >     OFF     >     OFF     >     OFF     >     OFF     >     OFF     >     >     OFF     >
DPRAM0 setting DPRAM1 setting	SDRAMI OFF •   BB0 (FLASH) 00000000   32K •
	No errors detected.          Cancel       Errev       Enish

# MegaWizard

#### 📉 Megawizard Plug-In Manager - Excalibur [Page 6 of 7]

This page allows you to configure all of the memory regions of the Excalibur device. You can adjust the base address and size of any region, together with the region parameters (if any), by editing or selecting the controls within the Memory map' area.

#### Memory Type

#### **Timing Parameter**

#### Address bits

SDRAM0, SDRAM1 Memory map Select device and port width Click on the Show details button	Registers       7FFFC000       18K ×         SRAM0       00020000       18K ×         SRAM1       00040000       18K ×         DPRAM0       0FF ×          DPRAM0       00080000       12K ×         SDRAM1       00080000       9M ×         SDRAM1       00080000       9M ×         SDRAM1       0000000       32K ×         EBI0 (FLASH)       0000000       32K ×         EBI1       0FF ×         EBI3       0FF ×         PLD1       0FF ×         PLD2       0FF ×         PLD3       0FF ×	You have the choice of selecting one of four reference SDRAM devices, or a user custom device. Note: The reference SDRAM parameters assume a 133MHz speedgrade for the x32 device. SDRAM settings Device Micron MT48LC4M16A2	Custom       X         SDRAM memory type       SDRAM timing         Active to Read or Write delay (RCD)       20         Active to Precharge command (RAS)       45         Active to Precharge command (RAS)       45         Active bank A to Active bank B command (RRD)       15         Precharge command period (RP)       20         Virte recovery time (VR)       15         Active to Active command period (RP)       20         Virte recovery time (VR)       15         Active to Active command period (RC)       66         Auto Retresh period (RFC)       75         Auto Retresh interval (RFSH)       15625         CAS latency (CL)       2         Burst Length (BL)       4         SDRAM size       Number of row address bits (ROW)         Number of row address bits (COL)       8
	No errors detected.	<u>Cancel Prev Next F</u> in	Number of column address bits (COL) 8  Number of bank address bits (BA) 2 Cancel OK

#### PLD World Korea 2001 MegaWizard Kegawizard Plug-In Manager - Excalibur (Page 6 of 7) \_ I X This page allows you to configure all of the memory regions of the Excalibur device. You can adjust the base address and size of any region, together with the region parameters (it any), by editing or selecting the controls within the 'Memory map' area. Memory map EBID (FLASH) Settings 7FFFC000 16K \* **Registers** Prefetch 00020000 16K · SRAM0 Synchronous 00040000 16K · Byte Enable SRAMI Wat cycles 0 + OFF . DPRAM0 Select device settings CS polarity CL CH 00080000 128K × DPRAM1 Data Width @ 8 C 16 00000000 BM . SDRAM0 SDRAM1 OFF 💌 Global EBI settings: Bus clock divide 3 -32K - > 000000000 EBID (FLASH) EB0-3 Memory map (EBI clock period 30.0 nsec) E811 OFF 💌 OFF 💌 Tineout 67 clock periods EBI2 Enable external clock OFF 💌 EBI3 OFF 💌 Finable split reads PLD0 OFF + PLD1 OFF 💌 PLD2 OFF 💌 PLD3 No errors detected. < Brev Next P: Finish Cancel

System-On-a-Programmable-Chip Solutions

Adera. MJL

# Excalibur Megawizard

A Megawizard in Quartus II will assist the customer to define the Memory Map, etc



System-On-a-Programmable-Chip Solution



### **Verification Tools**

System-On-a-Progremmable-Chip Solutione



# **Bus Functional Model**

- Verifies the ability of PLD Peripherals to AHB Protocol
  - AMBA AHB Masters and Slaves
- Models AHB Transactions
  - Includes Master Port and Slave Port Bus Transactors
  - Models AHB Master and AHB Slave Accepts and Transmits AHB Protocol Signals
  - Does Not Model
    - Excalibur ARM Stripe
    - Stripe-PLD Bridge
    - PLD-Stripe Bridge





### **Cycle Accurate Stripe Model**

- Processor
- Timer
- Interrupt Controller
- UART
- EBI
- DPRAM, SRAM

- SDRAM Controller
- AHB1-2 Bridge
- Stripe-to-PLD Bridge
- PLD-to-Stripe Bridge
- PLLs (limited model of behavior)
- PLD Configuration Not Modeled





![](_page_41_Picture_0.jpeg)

# **Configuration Methods**

System-On-a-Progremmable-Chip Solutione

![](_page_41_Picture_3.jpeg)

# **Configuration Methods**

- Processor Centric
  - Boot From Flash
  - Possible for Multiple PLD Images
- PLD Centric
  - Passive Serial
  - Passive Parallel
  - JTAG

System-On-a-Programmable-Chip Solutions

![](_page_43_Figure_0.jpeg)

- Processor boots from External Flash and Configures Embedded Stripe and PLD
- First-time flash programming can be done using JTAG

#### PLD World Korea 2001 **Configuration File in Flash** ■ User S/WDesign Excalibur ARM Processor **Ouartus II** Libraries 8-bit/16-bit OR **FLASH** ■ RTOS **Industry Standard Compiler/Linker/** intel .HEX **Relocator** .HEX EBI + .SBI **Quartus II** ■ User H/W Design .SBD Other IP

- The intel .HEX programming file is generated by a combined effort of Quartus II and external softwares
  - The .HEX component is made by Quartus II in Software Mode or by external software tool
  - The .SBI component is made by Quartus II in Hardware mode
  - The .SBD component is made by the Excalibur MegaWizard

# Configuration Files in PLD-centric Mode

![](_page_45_Figure_1.jpeg)

System-On-a-Programmable-Chip Solutio

![](_page_46_Picture_0.jpeg)

### **Software Tools**

System-On-a-Programmable-Chip Solutions

![](_page_46_Picture_3.jpeg)

# Quartus II SoftMode

Software Settings	×
General CPU C/C++ Compiler Assembler	Linker Library
You can select the processor architecture and tr	oolset.
Changes apply to Software settings 'Debug'	
Processor architecture: ARM922T	Byte order: Little endian
Software toolset:	Output type: Intel hex
Custom build command-line: make - f debug	g.mak
Programming file generation	
Post build command-line: make -f flash	nimage.mak
Include PLD configuration file: chiptrip.bof	
Description:	
	-
	OK Cancel Apply

- Supports Excalibur Processors
  - ARM<sup>®</sup>, Nios<sup>™</sup>
- Integrated Software Development Environment
- Generate combined programming files
  - PLD configuration plus software code

### **ARM Software Development Tools**

- Altera provides ARM Developer Suite (ADS lite), comes free with Quartus license.
  - ARMasm (ARM Assembler)
  - Compilers (ARM C/C++ Compiler)
  - ARMlink (ARM linker)
  - AXD ARM debugger
  - Adwu ARM debugger for windows/Unix
  - Fromelf Format Changer (ELF to other formats)
- Altera ADS will be supported with Quartus only
- Full version ADS can be obtained from ARM.
- GNU ARM tools will also be offered by Altera

### **ARM Mult-ICE & Multi-Trace Solution**

![](_page_49_Figure_2.jpeg)

ARM-base device RTOS support
VxWorks AE
Nucleus
Linux
Enea OSE

**RTOS BSP will be provided for our Excalibur Development Board** 

© 2001 Altera Corporation

#### **EPXA10** development board

![](_page_51_Picture_2.jpeg)

### AUTERA. MJL

System-On-a-Progremmable-Chip Solution

## **EPXA10 Development Board Features**

- Interconnects
  - 10/100 Ethernet with full and half duplexing
  - 2 PCI connectors
  - Two RS232 ports
- Memory subsystem
  - 128Mbyte DDR sited on board for layout issues
  - Up to 512MB SDR SDRAM in a DIMM socket
  - 16MB flash memory
- Other hardware features
  - ByteBlaster/MasterBlaster connectors(download, debug, SignalTap)
  - Switches, LEDs, DIP switches
  - EPC2 programming capabilities
- Clock Flexibility
  - Crystal on the input clock can be changed
  - External clock generator can be used

© 2001 Altera Corporation

![](_page_53_Picture_0.jpeg)

- Pin-Compatible, Drop-In Replacement for Excalibur Devices
- No Extra Effort on Customer Side
- Considerable Price Reduction
- Timing, I/O and Placement Constraints Are Preserved
- 4-5 Weeks Prototype Turnaround Time at TSMC, Low NRE

![](_page_54_Picture_0.jpeg)

# **Excalibur ARM-based Devices Application Examples**

![](_page_54_Picture_2.jpeg)

![](_page_55_Figure_0.jpeg)

![](_page_56_Figure_0.jpeg)

![](_page_57_Figure_0.jpeg)

### **Excalibur ARM-based Device Summary**

- Complete Solution for SOPC
  - Hardware & Software Solution
  - Development Board, Drivers, IP
  - Built-In Licensing for ARM-based Devices
- Flexible Solution
  - Make Changes During Development
  - Make Changes in Production
  - Painless Route to Low-Cost HardCopy Solution
- Fast Solution
  - Performance
  - Time-to-Market
  - System Development
    - Quartus II/MegaWizard

© 2001 Altera Corporation

![](_page_59_Picture_0.jpeg)

# **Quiz Question**

Which of the following statement is false?

- A) Altera provides Excalibur MegaWizard to configure Excalibur embedded stripe.
- B) Altera provides both bus-functional model & full-stripe model to verify ARM-based Excalibur devices
- C) Both single-port and dual-port SRAM are part of the embedded stripe of ARM-based Excalibur devices.
- D) Ethernet MAC and PCI interface are part of the the embedded stripe of ARM-based Excalibur devices.

# Quiz Answer

Which of the following statement is false?

- A) Altera provides Excalibur MegaWizard to configure Excalibur embedded stripe.
- B) Altera provides both bus-functional model & full-stripe model to verify ARM-based Excalibur devices
- C) Both single-port and dual-port SRAM are part of the embedded stripe of ARM-based Excalibur devices.

D) Ethernet MAC and PCI interface are part of the the embedded stripe of ARM-based Excalibur devices.