Project proposal (< two pages) due May 9th

Outline for sample proposal:  gate sizing to minimize dynamic power


o Problem formulation
  * Given gate netlist and delay target
  * Find sizing for getes such that the delay is met and power is minimized

o Potential modeling
  * Delay:  elmore delay model
  * Power: dynamic power (proportional to size)

o Potential algorithm
  * Sensitivity based

o Experiment setting
  * MCNC benchmark
  * Compare sized circuit versus min-sized circuit

o Milestones
  * May 9 Problem formulation   
  * May 24 finish programming
  * May 30 initial results
  * June 6 algorithm improvement
  * June 11 final report    

<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>